Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    POWER DISTRIBUTION BOARD WITH LINE DIAGRAM Search Results

    POWER DISTRIBUTION BOARD WITH LINE DIAGRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MYC0409-NA-EVM Murata Manufacturing Co Ltd 72W, Charge Pump Module, non-isolated DC/DC Converter, Evaluation board Visit Murata Manufacturing Co Ltd
    SCR410T-K03-PCB Murata Manufacturing Co Ltd 1-Axis Gyro Sensor on Evaluation Board Visit Murata Manufacturing Co Ltd
    SCC433T-K03-PCB Murata Manufacturing Co Ltd 2-Axis Gyro, 3-axis Accelerometer combination sensor on Evaluation Board Visit Murata Manufacturing Co Ltd
    LBAA0QB1SJ-295 Murata Manufacturing Co Ltd SX1262 MODULE WITH OPEN MCU Visit Murata Manufacturing Co Ltd
    D1U54T-M-2500-12-HB4C Murata Manufacturing Co Ltd 2.5KW 54MM AC/DC 12V WITH 12VDC STBY BACK TO FRONT AIR Visit Murata Manufacturing Co Ltd

    POWER DISTRIBUTION BOARD WITH LINE DIAGRAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    SINGLE LINE DIAGRAM OF DISTRIBUTION BOARD

    Abstract: stm-64 GR-253-CORE MT9046 STM64 ZL30407 ZL30410 ZL30414
    Text: ZL30414 SONET / SDH CLOCK MULTIPLIER APLL VOICE / DATA ZL30414 Simplified Block Diagram SONET/ SDH Clock Multiplier APLL Output Clock Interface Analog PLL 622.08MHz Quad Ultra-low jitter generation of 0.52ps rms 50kHz to 80MHz surpasses world-wide system requirements.


    Original
    ZL30414 ZL30414 08MHz 50kHz 80MHz) 44MHz 52MHz GR-253-CORE, OC-192 SINGLE LINE DIAGRAM OF DISTRIBUTION BOARD stm-64 GR-253-CORE MT9046 STM64 ZL30407 ZL30410 PDF

    GR-253-CORE

    Abstract: MT90401 MT9046 STM-16 ZL30406 ZL30407
    Text: ZL30406 SONET/SDH CLOCK MULITPLIER APLL VOICE / DATA ZL30406 Simplified Block Diagram SONET/SDH Clock Multiplier APLL Output Clock Interface Analog PLL 19.44MHz Reference Jitter Attenuation and Rate Conversion Quad Differential LVPECL Programmable Differential CML


    Original
    ZL30406 ZL30406 44MHz 76MHz 52MHz ZLTM30406 OC-48 STM-16 GR-253-CORE MT90401 MT9046 ZL30407 PDF

    2 bit dip switch

    Abstract: No abstract text available
    Text: H Designing with the MGA-72543 RFIC Amplifier / Bypass Switch Application Note RLM020199 Applies to MGA-72543 GaAs RFIC Description The MGA-72543 is a single-stage, GaAs RFIC amplifier with an integrated bypass switch. A functional diagram of the MGA72543 is shown in Figure 1.


    Original
    MGA-72543 RLM020199 MGA72543 2 bit dip switch PDF

    Keithley 236

    Abstract: ad8363 AD8363ACPZ-WP 256QAM AD7391 AD7393 AD8362 AD8364 ADL5513 cdma power meter block diagram
    Text: 50 Hz to 6 GHz, 50 dB TruPwr Detector AD8363 FEATURES APPLICATIONS Power amplifier linearization/control loops Transmitter power controls Transmitter signal strength indication TSSI RF instrumentation FUNCTIONAL BLOCK DIAGRAM VTGT VREF VPOS COMM 12 11


    Original
    AD8363 CP-16-10) AD8363ACPZ-R7 AD8363ACPZ-WP1 AD8363-EVALZ1 16-Lead CP-16-10 Keithley 236 ad8363 AD8363ACPZ-WP 256QAM AD7391 AD7393 AD8362 AD8364 ADL5513 cdma power meter block diagram PDF

    AN-586

    Abstract: MO-220-WJJD-5
    Text: Ethernet Clock Generator, 10 Clock Outputs AD9571 FEATURES FUNCTIONAL BLOCK DIAGRAM REFSEL Fully integrated VCO/PLL core 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz


    Original
    AD9571 40-lead 25MHz CP-40-7 AN-586 MO-220-WJJD-5 PDF

    Untitled

    Abstract: No abstract text available
    Text: Ethernet Clock Generator, 10 Clock Outputs AD9571 FUNCTIONAL BLOCK DIAGRAM FEATURES REFSEL Fully integrated VCO/PLL core 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz


    Original
    AD9571 40-lead 25MHz CP-40-7 PDF

    Untitled

    Abstract: No abstract text available
    Text: TAT9988 CATV GaN Power Doubler MMIC Applications • HFC Nodes • CATV Line Amplifiers • Head End Equipment 40 Pin 5x7 mm QFN Package Product Features • • • • • • • • • • Functional Block Diagram Excellent High Output Linearity High Gain 24dB @ 1000MHz


    Original
    TAT9988 1000MHz 50MHz 1000MHz 445mA TAT9988 PDF

    DELL 1950 power supply diagram

    Abstract: adf4351 adl5385 application note ADL5386 AD9777 ad5385 1569P qam transmitter
    Text: 30 MHz to 2200 MHz Quadrature Modulator ADL5385 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM Output frequency range: 30 MHz to 2200 MHz 1 dB output compression: 11 dBm @ 350 MHz Noise floor: –159 dBm/Hz @ 350 MHz Sideband suppression: −50 dBc @ 350 MHz


    Original
    24-lead, ADL5385 ADL5385 ADL5385ACPZ-WP ADL5385ACPZ-R7 ADL5385-EVALZ 24-Lead CP-24-2 CP-24-2 DELL 1950 power supply diagram adf4351 adl5385 application note ADL5386 AD9777 ad5385 1569P qam transmitter PDF

    Untitled

    Abstract: No abstract text available
    Text: FEATURES COMA VPSR ACOM TEMP ACOM CLPA FUNCTIONAL BLOCK DIAGRAM DECA 24 23 22 21 20 19 18 17 TEMP VGA CONTROL VPSA 25 INHA 26 CHANNEL A TruPwr INLA 27 APPLICATIONS PWDN 28 Wireless infrastructure power amplifier linearization/control Antenna VSWR monitor


    Original
    32-Lead CP-32-3 AD8364 D05334-0-1/12 PDF

    Untitled

    Abstract: No abstract text available
    Text: VPSR ACOM TEMP ACOM CLPA FUNCTIONAL BLOCK DIAGRAM COMA 24 23 22 21 20 19 18 17 TEMP VGA CONTROL VPSA 25 INHA 26 CHANNEL A TruPwr INLA 27 APPLICATIONS PWDN 28 Wireless infrastructure power amplifier linearization/control Antenna VSWR monitor Gain and power control and measurement


    Original
    32-Lead CP-32-3 AD8364 D05334-0-1/12 PDF

    2 way antenna splitter, circuit diagram

    Abstract: hf antenna balun TBD0805 JOHNSON142-0701-851 SMIQ06B
    Text: FEATURES COMA VPSR ACOM TEMP ACOM CLPA FUNCTIONAL BLOCK DIAGRAM DECA 24 23 22 21 20 19 18 17 TEMP INHA 26 CHANNEL A TruPwr INLA 27 PWDN 28 APPLICATIONS Wireless infrastructure power amplifier linearization/control Antenna VSWR monitor Gain and power control and measurement


    Original
    AD8364 32-Lead CP-32-3 CP-32-3 5-25-2011-A AD8364 2 way antenna splitter, circuit diagram hf antenna balun TBD0805 JOHNSON142-0701-851 SMIQ06B PDF

    LDB212G1020C-001

    Abstract: Pt 1000 sensor connection to decade box analog voltmeter
    Text: VPSR ACOM TEMP ACOM CLPA FUNCTIONAL BLOCK DIAGRAM COMA 24 23 22 21 20 19 18 17 TEMP VGA CONTROL VPSA 25 INHA 26 CHANNEL A TruPwr INLA 27 APPLICATIONS PWDN 28 Wireless infrastructure power amplifier linearization/control Antenna VSWR monitor Gain and power control and measurement


    Original
    AD8364 32-Lead CP-32-3 CP-32-3 5-25-2011-A AD8364 LDB212G1020C-001 Pt 1000 sensor connection to decade box analog voltmeter PDF

    Untitled

    Abstract: No abstract text available
    Text: 50 MHz to 9 GHz 65 dB TruPwr Detector ADL5902 FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Power amplifier linearization/control loops Transmitter power controls Transmitter signal strength indication TSSI RF instrumentation VPOS POS 3 10 TEMPERATURE SENSOR


    Original
    ADL5902 CP-16-10) ADL5902ACPZ-R7 ADL5902ACPZ-R2 ADL5902ACPZ-WP ADL5902-EVALZ 16-Lead PDF

    7498 pin configuration

    Abstract: AD9572 106M AN-586
    Text: Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs AD9572 FEATURES FUNCTIONAL BLOCK DIAGRAM REFSEL XTAL OSC CMOS 1 x 25MHz REFCLK LVPECL OR LVDS DIVIDERS LPF 3RD ORDER PFD/CP LDO VCO 2 × 106.25MHz LVPECL OR LVDS 1 × 156.25MHz


    Original
    AD9572 25MHz 40-Lead CP-40-7 7498 pin configuration AD9572 106M AN-586 PDF

    AD8362

    Abstract: ADL5902 AD8363 E4438C
    Text: 50 MHz to 9 GHz 65 dB TruPwr Detector ADL5902 FEATURES APPLICATIONS Power amplifier linearization/control loops Transmitter power controls Transmitter signal strength indication TSSI RF instrumentation FUNCTIONAL BLOCK DIAGRAM VPOS POS 3 10 TEMPERATURE SENSOR


    Original
    ADL5902 CP-16-10) ADL5902ACPZ-R7 ADL5902ACPZ-R2 ADL5902ACPZ-WP ADL5902-EVALZ 16-Lead AD8362 ADL5902 AD8363 E4438C PDF

    AD9572-EVALZ-LVD

    Abstract: AD9572 sine wave grid tie schematic 125M osc SFP EVALUATION BOARD 10G
    Text: Fiber Channel/Ethernet Clock Generator IC, 7 Clock Outputs AD9572 FEATURES FUNCTIONAL BLOCK DIAGRAM REFSEL XTAL OSC CMOS 1 x 25MHz REFCLK LVPECL OR LVDS DIVIDERS LPF THIRD ORDER PFD/CP LDO VCO 2 × 106.25MHz LVPECL OR LVDS 1 × 156.25MHz LVPECL OR LVDS DIVIDERS


    Original
    AD9572 40-lead 25MH500 2-02-2010-A CP-40-7 AD9572-EVALZ-LVD AD9572 sine wave grid tie schematic 125M osc SFP EVALUATION BOARD 10G PDF

    schematic lvds

    Abstract: AD9572 106M AN-586 SFP PHY SFP EVALUATION BOARD 10G
    Text: Fiber Channel/Ethernet Clock Generator IC, 7 Clock Outputs AD9572 FEATURES FUNCTIONAL BLOCK DIAGRAM REFSEL XTAL OSC CMOS 1 x 25MHz REFCLK LVPECL OR LVDS DIVIDERS LPF THIRD ORDER PFD/CP LDO VCO 2 × 106.25MHz LVPECL OR LVDS 1 × 156.25MHz LVPECL OR LVDS DIVIDERS


    Original
    AD9572 25MHz 40-Lead D07498-0-4/11 CP-40-7 schematic lvds AD9572 106M AN-586 SFP PHY SFP EVALUATION BOARD 10G PDF

    Untitled

    Abstract: No abstract text available
    Text: 700 MHz to 1000 MHz, 1 W RF Driver Amplifier ADL5605 Data Sheet 16 NC 15 NC 13 NC FUNCTIONAL BLOCK DIAGRAM Operation from 700 MHz to 1000 MHz Gain of 23 dB at 943 MHz OIP3 of 44.2 dBm at 943 MHz P1dB of 30.9 dBm at 943 MHz Noise figure of 4.8 dB at 943 MHz


    Original
    ADL5605 16-lead ADL5606 CP-16-10) ADL5605ACPZ-R7 ADL5605-EVALZ CP-16-10 PDF

    SAMSUNG CL10

    Abstract: Samsung CL10 Ceramic Capacitors 500 va sine wave ups circuit CL10B104KONC ZHL-42W agilent 34970A AK 061 electrical scheme from chip to vga out Pt 1000 sensor connection to decade box 100MHz sine wave generator
    Text: LF to 2.7 GHz Dual 60 dB TruPwr Detector AD8364 FEATURES DECA COMA VPSR ACOM TEMP ACOM CLPA FUNCTIONAL BLOCK DIAGRAM CHPA 24 23 22 21 20 19 18 17 TEMP INHA 26 CHANNEL A TruPwr™ INLA 27 PWDN 28 APPLICATIONS Wireless infrastructure power amplifier linearization/control


    Original
    AD8364 32-Lead CP-32-3 SAMSUNG CL10 Samsung CL10 Ceramic Capacitors 500 va sine wave ups circuit CL10B104KONC ZHL-42W agilent 34970A AK 061 electrical scheme from chip to vga out Pt 1000 sensor connection to decade box 100MHz sine wave generator PDF

    Untitled

    Abstract: No abstract text available
    Text: TAT8888 CATV GaN Power Doubler Hybrid Applications • HFC Nodes • CATV Line Amplifiers • Head End Equipment SOT-115 Hybrid Module Product Features • • • • • • • • • Functional Block Diagram Excellent High Output Linearity High Gain 24dB @ 1000MHz


    Original
    TAT8888 OT-115 1000MHz 50MHz 1000MHz OT-115J 445mA TAT8888 PDF

    Untitled

    Abstract: No abstract text available
    Text: 700 MHz to 2700 MHz 1 W RF Driver Amplifier ADL5604 Data Sheet 14 GND 13 GND 16 GND FUNCTIONAL BLOCK DIAGRAM Operation from 700 MHz to 2700 MHz Gain of 12.2 dB at 2630 MHz OIP3 of 42.2 dBm at 2630 MHz P1dB of 29.1 dBm at 2630 MHz Noise figure of 4.6 dB at 2630 MHz


    Original
    ADL5604 ADL5604 CP-16-4) ADL5604ACPZ-R7 ADL5604-EVALZ 16-Lead 02-26-2013-B CP-16-4 PDF

    a3546

    Abstract: No abstract text available
    Text: 700 MHz to 2700 MHz 1 W RF Driver Amplifier ADL5604 FEATURES 14 GND 13 GND 16 GND 15 GND FUNCTIONAL BLOCK DIAGRAM Operation from 700 MHz to 2700 MHz Gain of 12.2 dB at 2630 MHz OIP3 of 42.2 dBm at 2630 MHz P1dB of 29.1 dBm at 2630 MHz Noise figure of 4.6 dB at 2630 MHz


    Original
    ADL5604 ADL5604 MO-220-VGGC 72808-A 16-Lead CP-16-4) ADL5604ACPZ-R7 ADL5604-EVALZ a3546 PDF

    Untitled

    Abstract: No abstract text available
    Text: TAT8888 CATV GaN Power Doubler Hybrid Applications • HFC Nodes • CATV Line Amplifiers • Head End Equipment SOT-115 Hybrid Module Product Features • • • • • • • • • Functional Block Diagram Excellent High Output Linearity High Gain 24dB @ 1000MHz


    Original
    TAT8888 OT-115 1000MHz 50MHz 1000MHz OT-115J 445mA TAT8888 PDF

    216E

    Abstract: CDC203 CDC204 CDC208 CDC328 CDC340 CDC341 CDC351 SN74ABT244 SN74F74
    Text: EB 216E Clock Signal Distribution in Systems without PLL Clock Drivers Author: Peter Forstner Date: 03.01.95 Rev.: 1.0 This Application Report discusses the problems of clock signal distribution, but does not cover the different aspects arising with PLL clock drivers. After an


    Original
    PDF