PT10D Search Results

PT10D Price and Stock

Filter by Manufacturer


Mean Well DD-PT10-D PARTITION PLATE FOR DPT10/3
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	DD-PT10-D	Box	400		1	1 $0.6 10 $0.6 100 $0.6 1000 $0.6 10000 $0.6	Buy Now
Avnet Americas	DD-PT10-D	Box			50	1 - 10 - 100 $0.37395 1000 $0.325 10000 $0.325	Buy Now
Master Electronics	DD-PT10-D					1 $0.379 10 $0.36 100 $0.325 1000 $0.325 10000 $0.325	Buy Now
Sager	DD-PT10-D				1	1 $0.39 10 $0.35 100 $0.34 1000 $0.34 10000 $0.34	Buy Now
Microchip Technology Inc APT10DC120HJ BRIDGE RECT 1P 1.2KV 10A SOT227
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	APT10DC120HJ	Bulk				1 - 10 - 100 - 1000 - 10000 -	Buy Now
SMC Corporation of America ZPT10DF-A5 Vacuum Pad, deep style, 10mm, FKM, M5 fem vert vac entry \| SMC Corporation ZPT10DF-A5
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
RS	ZPT10DF-A5	Bulk			1	1 $15.16 10 $15.16 100 $15.16 1000 $15.16 10000 $15.16	Get Quote
SMC Corporation of America ZPT10DF-B6 Vacuum Pad, deep style, 10mm, FKM, M6 male vert vac entry \| SMC Corporation ZPT10DF-B6
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
RS	ZPT10DF-B6	Bulk			1	1 $15.16 10 $15.16 100 $15.16 1000 $15.16 10000 $15.16	Get Quote
SMC Corporation of America ZPT10DU-B5 Vacuum Pad, deep style, 10mm, ureth rubber, M5 male vert vac entry \| SMC Corporation ZPT10DU-B5
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
RS	ZPT10DU-B5	Bulk			1	1 $14.45 10 $14.45 100 $14.45 1000 $14.45 10000 $14.45	Get Quote

Find more PT10D price and stock on Findchips.com

PT10D Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: Data Sheet 10Gb/s Limiting PIN Receiver PT10DC Features: The PT10DC receiver consists of a PIN photodiode and a lownoise mid-gain limiting preamplifier in a hermetic coplanar package with a connectorised single-mode fibre pigtail. Differential outputs are provided for improved power supply	Original	10Gb/s PT10DC PT10DC D00212-PB	PDF
00XXX001 Abstract: BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12 Text: Data Sheet November 2006 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Baseline FPGA family used in Series 3+ FPSCs field programmable system chips which combine FPGA logic	Original	OR3T20 OR3T30 1A-06. OR3T80 00XXX001 BA 5979 R15C3 OR3T125 OR3T20 OR3T30 OR3T55 PT10 PT11 PT12	PDF
MachXO sysIO Usage Guide Abstract: LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25 Text: MachXO Family Data Sheet Version 02.3_4W February 2007 MachXO Family Data Sheet Introduction April 2006 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL	Original	TN1086) TN1087) TN1097) MachXO sysIO Usage Guide LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25	PDF
OR3LP26B Abstract: OR3T20 ORT8850 7ba2 diode pb7d Text: Preliminary Data Sheet April 2001 PayloadPlus /APC UTOPIA Slave Bridge Introduction Features The PayloadPlus/ATM port controller APC universal test and operations PHY interface for ATM (UTOPIA) slave bridge, also known as the PayloadPlus APC wedge (PAW) or the Atlanta™ interface	Original	OR3T20 DS01-212NCIP OR3LP26B ORT8850 7ba2 diode pb7d	PDF
OSC4/SM Abstract: MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5 Text: LatticeXP2 Advanced Evaluation Board User’s Guide January 2009 Revision: EB30_01.3 LatticeXP2 Advanced Evaluation Board User’s Guide Lattice Semiconductor Introduction The LatticeXP2 Advanced Evaluation Board provides a convenient platform to evaluate, test and debug user	Original	LatticeXP2-17 24-6R8 OSC4/SM MDLS-20265 OPTREX C-51505 MDLS-24265 short stop 12v p18 30a rs232 converter dmx Mosfet J49 LCM-S01602 lcm-s02402 Vishay SOT23 MARKING F5	PDF
30021 Abstract: L48C L41C IC L44C DATASHEET L30C l31c L43C ORSO42G5 ORSO82G5 ORT42G5 Text: ORCA ORSO42G5 and ORSO82G5 0.6 - 2.7 Gbps SONET Backplane Interface FPSCs August 2005 Data Sheet Introduction Lattice has extended its family of high-speed serial backplane devices with the ORSO42G5 and ORSO82G5 devices. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORSO42G5 and	Original	ORSO42G5 ORSO82G5 ORSO82G5 ORSO42G5-1BMN484I ORSO82G5-2FN680I 30021 L48C L41C IC L44C DATASHEET L30C l31c L43C ORT42G5	PDF
h22 8-pin Abstract: J68 10A PL-20A DC3BE J119 J1266 1J44 PL34A JITo-2-dc3 J127 Text: ORLI10G ver. 1.5 1 01/29/03 Lattice Semiconductor Corp SECTION PAGE LAYOUT OF ORLI10G BOARD: 3 CONNECTORS AND JUMPERS J1 TO J127: 4 CONNECTORS CON1 TO CON5: 18 ADJUSTABLE RESISTORS: 22 ORLI10G ver. 1.5 2 01/29/03 Lattice Semiconductor Corp Layout of ORLI10G board:	Original	ORLI10G ORLI10G: h22 8-pin J68 10A PL-20A DC3BE J119 J1266 1J44 PL34A JITo-2-dc3 J127	PDF
Untitled Abstract: No abstract text available Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC August 2004 Data Sheet Introduction The Lattice ORCA Series 4-based ORLI10G FPSC combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORLI10G consists	Original	ORLI10G 10Gbps 125Gbps, ORLI10G OIF-SFI4-01 16-bit ORLI10G-2BMN680I	PDF
pt45 Abstract: No abstract text available Text: LatticeSC Family Data Sheet DS1004 Version 01.2, June 2006 LatticeSC Family Data Sheet Introduction June 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks	Original	DS1004 DS1004 700MHz 600Mbps 125Gbps) 110mW VCC12. LFSC25 900-Ball pt45	PDF
fire alarm using IC 555 and thermistor Abstract: No abstract text available Text: User Manual E300 Electronic Overload Relay Bul. 193/592 Important User Information Read this document and the documents listed in the additional resources section about installation, configuration, and operation of this equipment before you install, configure, operate, or maintain this product. Users are required to	Original	RA-DU002, 193-UM015D-EN-P 193-UM015C-EN-P fire alarm using IC 555 and thermistor	PDF
IC TTL 7495 diagram and truth table Abstract: BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc Text: Data Sheet June 1999 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm OR3C and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in	Original	DS99-087FPGA DS98-163FPGA-01) IC TTL 7495 diagram and truth table BA 5979 S AM 5766 BA 5979 motorola s240 pin diagram of ic 7495 Xilinx counter transistor on 4409 PR25D inverter design using plc	PDF
PT35c transistor Abstract: pt35c transistor pt36c me 4946 PBGA PR25D transistor on 4409 307-45 4946 ah lm 458 ic Text: Data Addendum March 2002 ORCA OR3LxxxB Series Field-Programmable Gate Arrays Introduction This data addendum refers to the information found in the ORCA® Series 3C and 3T Field-Programmable Gate Arrays Data Sheet. • ■ Features ■ ■ ■ ■ ■ ■	Original	16-bit OR3L165B OR3L225B OR3L165B7PS208I-DB OR3L165B7PS240I-DB OR3L165B7BA352I-DB OR3L165B7BC432I-DB OR3L165B7BM680I-DB OR3L225B7BC432I-DB OR3L225B7BM680I-DB PT35c transistor pt35c transistor pt36c me 4946 PBGA PR25D transistor on 4409 307-45 4946 ah lm 458 ic	PDF
transistor pt36c Abstract: datasheet transistor pt36C PT35c transistor pt36c microprocessor block diagram of plc pt35c transistor pt42c PT42C transistor BC 157 PLC Communication cables pin diagram Text: Data Sheet November, 2003 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL 3.3V and LVCMOS (2.5 V and 1.8 V) I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:	Original	sink/12 transistor pt36c datasheet transistor pt36C PT35c transistor pt36c microprocessor block diagram of plc pt35c transistor pt42c PT42C transistor BC 157 PLC Communication cables pin diagram	PDF
BA 5979 S Abstract: or3t806ba352-db 2764 EEPROM BA 5979 BL06 transistor OR3T125 OR3T20 OR3T30 OR3T55 PT10 Text: Data Sheet November 2006 ORCA Series 3C and 3T Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 m OR3C and 0.3 μm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in	Original	OR3C804PS208I-DB OR3C804BA352I-DB OR3T206S208I-DB OR3T306S208I-DB OR3T306S240I-DB OR3T306BA256I-DB OR3T556PS208I-DB1 OR3T556S208I-DB OR3T556PS240I-DB OR3T556BA256I-DB BA 5979 S or3t806ba352-db 2764 EEPROM BA 5979 BL06 transistor OR3T125 OR3T20 OR3T30 OR3T55 PT10	PDF

Untitled Abstract: No abstract text available Text: MachXO Family Handbook HB1002 Version 02.0, November 2007 MachXO Family Handbook Table of Contents November 2007 Section I. MachXO Family Data Sheet Introduction Features . 1-1	Original	HB1002 TN1086 TN1090 TN1091 TN1092	PDF
BGA 927 Abstract: No abstract text available Text: MachXO Family Handbook HB1002 Version 01.9, February 2007 MachXO Family Handbook Table of Contents February 2007 Section I. MachXO Family Data Sheet Introduction Features . 1-1	Original	HB1002 TN1089 TN1092 BGA 927	PDF
Untitled Abstract: No abstract text available Text: ORCA ORT8850 Field-Programmable System Chip FPSC Eight-Channel x 850 Mbits/s Backplane Transceiver November 2003 Data Sheet Introduction Field Programmable System-on-a-Chip (FPSCs) bring a whole new dimension to programmable logic: Field Programmable Gate Array (FPGA) logic and an embedded system solution on a single device. Lattice has developed	Original	ORT8850 ORT8850 channel50H-1BM680C ORT8850H ORT8850L ORT8850H ORT8850L-2BM680I ORT8850L-1BM680I ORT8850H-1BM680I	PDF
1-256 demultiplexer Abstract: No abstract text available Text: ORCA ORLI10G Quad 2.5Gbps, 10Gbps Quad 3.125Gbps, 12.5Gbps Line Interface FPSC November 2003 Data Sheet Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the	Original	ORLI10G 10Gbps 125Gbps, ORLI10G OIF-SFI4-01 16-bit ORLI10G-3BM680C ORLI10G-2BM680C ORLI10G-1BM680C 1-256 demultiplexer	PDF
Untitled Abstract: No abstract text available Text: ORCA ORT8850 Field-Programmable System Chip FPSC Eight-Channel x 850 Mbits/s Backplane Transceiver April 2006 Data Sheet Introduction Field Programmable System-on-a-Chip (FPSCs) bring a whole new dimension to programmable logic: Field Programmable Gate Array (FPGA) logic and an embedded system solution on a single device. Lattice has developed	Original	ORT8850 ORT8850 ORT8850L ORT8850H ORT8850L-2BMN680I ORT8850L-1BMN680I ORT8850H-1BMN680I	PDF
PT15D Abstract: OR2T40A-6PS208I R4C18 Text: Data Sheet August 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology	Original	16-bit 32-bit OR2T10A OR2T15A OR2T15B OR2T26A OR2T40A OR2T40B DS99-094FPGA DS98-022FPGA) PT15D OR2T40A-6PS208I R4C18	PDF
land pattern BGA 0,50 Abstract: ROM16X1 Synplify block RAM diamond verilog code for 8 bit fifo register lattice MachXO2 Pinouts files marking code diode Ebr z SMD Text: MachXO Family Handbook HB1002 Version 02.7, October 2011 MachXO Family Handbook Table of Contents October 2011 Section I. MachXO Family Data Sheet Introduction Features . 1-1	Original	HB1002 TN1089 TN1074 land pattern BGA 0,50 ROM16X1 Synplify block RAM diamond verilog code for 8 bit fifo register lattice MachXO2 Pinouts files marking code diode Ebr z SMD	PDF
AD30102 Abstract: E3P15 Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the	Original	ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I AD30102 E3P15	PDF
Untitled Abstract: No abstract text available Text: LatticeSC Family Data Sheet DS1004 Version 01.4b, February 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os	Original	DS1004 DS1004 700MHz 600Mbps 125Gbps) 105mW SC115	PDF
Untitled Abstract: No abstract text available Text: AT&T Data Sheet October 1995 Microelectronics Optimized Reconfigurable Cell Array ORCA 2C Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 \|im technology (four-input look-up table delay less than 3.6 ns)	OCR Scan	ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, ATT2C40. DS95-183FPGA DS95-031	PDF

Privacy Settings

PT10D Search Results

PT10D Price and Stock

Mean Well DD-PT10-D

Microchip Technology Inc APT10DC120HJ

SMC Corporation of America ZPT10DF-A5

SMC Corporation of America ZPT10DF-B6

SMC Corporation of America ZPT10DU-B5

PT10D Datasheets Context Search

Untitled

00XXX001

MachXO sysIO Usage Guide

OR3LP26B

OSC4/SM

30021

h22 8-pin

Untitled

pt45

fire alarm using IC 555 and thermistor

IC TTL 7495 diagram and truth table

PT35c transistor

transistor pt36c

BA 5979 S

Untitled

BGA 927

Untitled

1-256 demultiplexer

Untitled

PT15D

land pattern BGA 0,50

AD30102

Untitled

Untitled