Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QL24X32 Search Results

    SF Impression Pixel

    QL24X32 Price and Stock

    QuickLogic Corporation QL24X32B-2PF144C

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics QL24X32B-2PF144C 5
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    QuickLogic Corporation QL24X32B-0PQ208I

    IC,FPGA,768-CELL,CMOS,QFP,208PIN,PLASTIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components QL24X32B-0PQ208I 3
    • 1 $65
    • 10 $65
    • 100 $65
    • 1000 $65
    • 10000 $65
    		Buy Now

    QuickLogic Corporation QL24X32B-1PF144C

    FIELD PROGRAMMABLE GATE ARRAY, 768 CLBS, 8000 GATES, 150MHZ, 768-CELL, CMOS, PQFP144
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components QL24X32B-1PF144C 2
    • 1 $32.5
    • 10 $32.5
    • 100 $32.5
    • 1000 $32.5
    • 10000 $32.5
    		Buy Now

    QuickLogic Corporation QL24X32B-1CF208M

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components QL24X32B-1CF208M 1
    • 1 $1853.5185
    • 10 $1853.5185
    • 100 $1853.5185
    • 1000 $1853.5185
    • 10000 $1853.5185
    		Buy Now

    QuickLogic Corporation QL24X32B-2PQ2081

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components QL24X32B-2PQ2081 1
    • 1 $126.75
    • 10 $126.75
    • 100 $126.75
    • 1000 $126.75
    • 10000 $126.75
    		Buy Now

    QL24X32 Datasheets (50)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    QL24x32B QuickLogic ASIC, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CF160M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CF160M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CF208C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0CF208I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0CF208M QuickLogic Military 5.0V pASIC 1 family. Very-high-speed SMOS FPGA. Original PDF
    QL24x32B-0CF208M/883C QuickLogic Military 5.0V Very-High-Speed CMOS FPGA Original PDF
    QL24x32B-0CG144M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CG144M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CG68M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CG68M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CG84M QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0CG84M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF
    QL24x32B-0PF144C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0PF144I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0PF144M QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0PQ208C QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0PQ208I QuickLogic Very-high-speed CMOS FPGA, pASIC1 family. Original PDF
    QL24x32B-0PQ208M QuickLogic Military 5.0V pASIC 1 family. Very-high-speed SMOS FPGA. Original PDF
    QL24x32B-0PQ208M/883C QuickLogic FPGA, Very-High Speed CMOS FPGA Original PDF

    QL24X32 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    PF144

    Abstract: PQ208 QL24X32B-1PQ208C
    Text: QL24x32B pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS …8,000 usable ASIC gates, 180 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144-pin 208-pin 24x32B PQ208 M/883C PF144 PF144 QL24X32B-1PQ208C PDF

    QL24X32B-1PQ208C

    Abstract: PF144 PQ208
    Text: QL24x32B Wild Cat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA 2 .8000 usable gates, 180 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144pin 208-pin Viewlog-55, 24x32B PQ208 M/883C MIL-STD-883D PF144 QL24X32B-1PQ208C PF144 PDF

    verilog code of 8 bit comparator

    Abstract: vhdl code for 4 channel dma controller pci master verilog code pci schematics pin vga CRT pinout 80C300 1 wire verilog code 16 byte register VERILOG 8 shift register by using D flip-flop design of dma controller using vhdl
    Text: QAN15 PCI Master / Target Application Note 1 INTRODUCTION This application note describes a fully PCI-compliant Master/Slave interface, implemented in a single QuickLogic QL24x32B FPGA. It utilizes the PCI burst transfer mode for transfers at high speed, up to 67


    Original     		QAN15 QL24x32B t0C300 verilog code of 8 bit comparator vhdl code for 4 channel dma controller pci master verilog code pci schematics pin vga CRT pinout 80C300 1 wire verilog code 16 byte register VERILOG 8 shift register by using D flip-flop design of dma controller using vhdl PDF

    QL24X32B-1PF144C

    Abstract: OPTOCOUPLER 817c data sheet 77-I PF144 PQ208 QL24X32B-1PQ208C
    Text: Appendix F - QL24x32B Pinout Diagrams Appendix F: QL24x32B Pinout Diagrams QL24x32B Packages Summary Total # Pins 144 208 Package Type TQFP PQFP CQFP No Connect VCC and GND 20 28 28 Clock 2 2 2 User Pins Input-Only Input/Output 6 116 6 172 6 172 Appendix F


    Original     		QL24x32B PF144) QL24X32B-1PF144C QL24x32B) QL24X32B-1PF144C OPTOCOUPLER 817c data sheet 77-I PF144 PQ208 QL24X32B-1PQ208C PDF

    PF144

    Abstract: PQ208
    Text: QL24x32BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		QL24x32BL 24-by-32 144-pin 208-pin QL24x32B 24x32BL PQ208 PF144 144-pin PF144 PDF

    antifuse programming technology

    Abstract: ql24x32b PF144 PQ208 QL24X32B-1PQ208C
    Text: QL24x32B pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS …8,000 usable ASIC gates, 180 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144-pin 208-pin 24x32B PQ208 M/883C PF144 antifuse programming technology ql24x32b PF144 QL24X32B-1PQ208C PDF

    analog to digital converter verilog

    Abstract: numerically controlled oscillator verilog UART using VHDL uart vhdl design of dma controller using vhdl Numerically Controlled Oscillator 80C300 cpu 32 bit verilog dds vhdl design and simulation of uart
    Text: QuickLogic Applications Summary PCI Master/Target Design: Files: \APPS\PCI\MASTER\*.* Top Level Design: TOP.SCH Simulation Test Fixture: TOP.TF Verilog HDL Format Schematic-Based Design with Verilog Sub-Blocks Utilization 583 of 768 logic cells, QL24x32B pASIC 1 device


    Original     		QL24x32B QL2009 80C300 QL16x24B QL2003 45MHz analog to digital converter verilog numerically controlled oscillator verilog UART using VHDL uart vhdl design of dma controller using vhdl Numerically Controlled Oscillator cpu 32 bit verilog dds vhdl design and simulation of uart PDF

    FPGA 144 CPGA 172 PLCC ASIC

    Abstract: pASIC 1 Family 883-MIL
    Text: QL24x32B pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS …8,000 usable ASIC gates, 180 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL24x32B 24-by-32 144-pin 208-pin w144-TQFP 208-PQFP 208-CQFP 125oC FPGA 144 CPGA 172 PLCC ASIC pASIC 1 Family 883-MIL PDF

    QL24X32B-1PQ208C

    Abstract: ql24x32b PF144 PQ208 QL24X32B-1PF144C
    Text: Appendix F - QL24x32B Pinout Diagrams Appendix F: QL24x32B Pinout Diagrams QL24x32B Packages Summary Total # Pins 144 208 Package Type TQFP PQFP CQFP No Connect VCC and GND 20 28 28 Clock 2 2 2 User Pins Input-Only Input/Output 6 116 6 172 6 172 Appendix F


    Original     		QL24x32B PF144) QL24X32B-1PF144C QL24x32B) QL24X32B-1PQ208C PF144 PQ208 QL24X32B-1PF144C PDF

    8000l

    Abstract: PF144 PQ208
    Text: QL24x32BL Wild Cat 8000L Low Power 3.3 Volt Operation, 8K Gate FPGA 2 High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		QL24x32BL 8000L 24-by-32 144pin 208-pin QL24x32B 24x32BL PQ208 PF144 144-pin 8000l PF144 PDF

    PF144

    Abstract: PQ208 QL24X32B-1PQ208C 208-Pin CQFP
    Text: QL24x32B 5.0V pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS …8,000 usable ASIC gates, 180 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns at 5V, and over 80 MHz at 3.3V operation.


    Original     		QL24x32B 24-by-32 144-pin 208-pin 24x32B PQ208 M/883C PF144 PF144 QL24X32B-1PQ208C 208-Pin CQFP PDF

    QL3004

    Abstract: PLCC-84 QL3060 QL2003 QL2005 QL2007 QL2009 QL3012 QL3025 QL3040
    Text: QuickSheet#4 pASIC FPGA Families High-Speed, Low Power, Instant-On, High Security FPGAs pASIC Family Highlights • High performance over 400 MHz • 100% routability and pin stability • Instant-On capability • High security and reliability • Low power


    Original     		400MHz QL1004-U1 1210JHGDA QL3004 PLCC-84 QL3060 QL2003 QL2005 QL2007 QL2009 QL3012 QL3025 QL3040 PDF

    16X24B

    Abstract: CF160 PF100 PF144 PL84 CPGA Package Diagram
    Text: QL16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit 16x24B CF160 PF100 PF144 PL84 CPGA Package Diagram PDF

    XC3030-70PC84C

    Abstract: EPM5128LC EP330PC-15 A1020 transistor A1010B-PL68C EPM5128GM EP330PC15 EP330PC XC3042-70PC84C A1020A-PL84C
    Text: ULCt Cross-Reference Matra MHS Cross reference list of devices supported for ULC conversion is not exhaustiv as new devices are added regularly. Additional devices not shown in this list, may also be supported. MHS encourages you to contact your local TEMIC sales representative


    Original     		A1010A-PL44C A1010B-PL44C ULC/A1010 44-PLCC A1010A-PL44I A1010B-PL44I A1010A-1PL44C A1010B-1PL44C A1020A-1PL44C XC3030-70PC84C EPM5128LC EP330PC-15 A1020 transistor A1010B-PL68C EPM5128GM EP330PC15 EP330PC XC3042-70PC84C A1020A-PL84C PDF

    208CQFP

    Abstract: No abstract text available
    Text: QL2007  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. E pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		QL2007 -16-bit l144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 208CQFP PDF

    QP-PL44

    Abstract: hp 502 QP-PF8144
    Text: ‘ s Leading the Revolution! nd Welcome to QuickLogic's 2 issue of QuickNews. A lot has been going on so we hope this newsletter will help keep you up to date with everything at QuickLogic. First things first.QuickLogic’s new campaign: "Leading the Revolution in FPGAs". What does this mean? The


    Original     		QL8X12B QP-PL44 QP-CG68 QP-PL68 QL12X16B QP-CG84 QP-PL44 hp 502 QP-PF8144 PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24x32BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5Y Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and


    OCR Scan     		QL24x32BL 24-by-32 144-pin 208-pin QL24x32B 24x32BL PQ208 PF144 144-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24x32BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed - V iaLink" metal-to-metal program m able-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and


    OCR Scan     		QL24x32BL 24-by-32 144-pin 208-pin QL24x32B 24X32BL PQ208 PF144 PQ208 PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24X32B W ildcat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA .8000 usable gates, 180 I/O pins B V ery H igh S p eed - V ia L in k m etal-to-m etal p ro g ra m m a b le-v ia antifuse technology, allow s c o u n ter speeds o v er 15 0 M H z and logic cell


    OCR Scan     		QL24X32B 24-by-32 144pin 208-pin 24x32B PQ208 M/883C MIL-STD-883D PF144 144-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24x32B WildCat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA ADVANCE DATA pASIC HIGHLIGHTS Cl Very High Speed - ViaLink metal-to-metal program m able-via anti­ fuse technology, allows counter speeds over 150 M Hz and logic cell delays of under 2 ns. B High Usable Density - A 24-by-32 array o f768 logic cells provides 24,000


    OCR Scan     		QL24x32B 24-by-32 100and 144-pin 225-pin 16-bit 100-pin L24x32B 100-144-pin 16x24B PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24X32B WildCat 8000 Yery-High-Speed 8K 24K Gate CMOS FPGA pASIC HIGHLIGHTS .8000 usable gates, 180 I/O pins B Very High Speed - V iaL ink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    OCR Scan     		QL24X32B 24-by-32 of768 144pin 208-pin 24x32B PQ208 M/883C MIL-STD-883D PF144= PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24x32B pASIC 1 Family Very-High-Speed CMOS FPGA pASIC HIGHLIGHTS Very High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. High Usable Density - An 24-by-32 array of 768 logic cells


    OCR Scan     		QL24x32B 24-by-32 144-pin 208-pin 24x32B PQ208 M/883C PF144 144-pin PDF

    144pin asic

    Abstract: PQ208 QL24X32B QL24X32B-1PQ208C
    Text: QL24X32B WildCaì 8000 Very-High-Speed 8K 24K Gate CMOS FPGA pASIC HIGHLIGHTS .8000 usable gates, 180 I/O pins 52 Very High Speed — ViaLink metal-to-metal programmable—via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    OCR Scan     		QL24X32B 24-by-32 of768 144-pin 208-pin 24x32B PQ208 M/883C MIL-STD-883D 144pin asic QL24X32B-1PQ208C PDF

    Untitled

    Abstract: No abstract text available
    Text: QL24X32BL WildCaX 8000L Low Power 3.3 Volt Operation, 8K Gate FPGA P 5V Tolerant I/Os - Support interface to 5 V o lt C M O S , N M O S and bipolar devices by sinking up to 12 m A see IIH specification . .8000 usable gates, 180 I/O pins Q| High Usable Density - A 24-by-32 array o f768 logic cells provides 24,000


    OCR Scan     		QL24X32BL 8000L 24-by-32 144pin 208-pin 24x32BL PQ208 PF144 144-pin PQ208 PDF