Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    REED-SOLOMON DECODER FPGA Search Results

    REED-SOLOMON DECODER FPGA Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    HC9P55564-5 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, PDSO16, Visit Rochester Electronics LLC Buy
    HC1-55564-9 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, CDIP14, Visit Rochester Electronics LLC Buy
    HC9P55564-9 Rochester Electronics LLC CVSD Codec, CVSD, 1-Func, PDSO16, SOP-16 Visit Rochester Electronics LLC Buy
    TLC32044IFK Rochester Electronics LLC PCM Codec, 1-Func, CMOS, CQCC28, CC-28 Visit Rochester Electronics LLC Buy

    REED-SOLOMON DECODER FPGA Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    schematic symbols

    Abstract: k239 DSD252 IESS-308 XC6VLX75T XTP025
    Text: Reed-Solomon Decoder v7.0 DS252 June 24, 2009 Product Specification Features Applications • High speed, compact Reed-Solomon Decoder The Reed-Solomon decoder with the Reed-Solomon algorithm is used for Forward Error Correction (FEC) in systems where data are transmitted and subject to


    Original     		DS252 IEEE802 IESS-308, schematic symbols k239 DSD252 IESS-308 XC6VLX75T XTP025 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLever CORE TM Reed-Solomon Decoder User’s Guide October 2005 ipug07_04.0 Lattice Semiconductor Reed-Solomon Decoder User’s Guide Introduction Lattice’s Reed-Solomon Decoder core provides an ideal solution that meets the needs of today’s forward error correction applications. The Reed-Solomon Decoder core provides a customizable solution allowing forward error correction of data in many communication applications. This core allows designers to focus on the application rather


    Original     		ipug07 oc192 PDF

    XC7V330T

    Abstract: galois field theory ds862 galois k239
    Text: LogiCORE IP Reed-Solomon Decoder v8.0 DS862 October 19, 2011 Product Specification Features LogiCORE IP Facts Table • High speed, compact Reed-Solomon Decoder • Implements many different Reed-Solomon RS coding standards Supported Device Family(1) Zynq -7000, Artix™-7, Virtex-7, Kintex™-7,


    Original     		DS862 XC7V330T galois field theory galois k239 PDF

    PRBS-32

    Abstract: SystemVerilog AN-642-1 EP4CGX22BF14 AN6421 OTN testbench Stratix II GX FPGA Development Board Reference Manual
    Text: 2.5G Reed-Solomon II MegaCore Function Reference Design AN-642-1.0 Application Note The Altera 2.5G Reed-Solomon RS II MegaCore® function reference design demonstrates a basic application of the Reed-Solomon algorithm in data transmission between the Altera RS II encoder and decoder.


    Original     		AN-642-1 PRBS-32 SystemVerilog EP4CGX22BF14 AN6421 OTN testbench Stratix II GX FPGA Development Board Reference Manual PDF

    x9214

    Abstract: DS252
    Text: Reed-Solomon Decoder v4.0 DS252 v1.0 March 28, 2003 Product Specification Features • High-speed, compact Reed-Solomon Decoder • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-III FPGA family members


    Original     		DS252 x9214 DS252 PDF

    dvb circuit diagram

    Abstract: polynomial polynomial evaluator CD 4093 DATASHEET polynomials LFEC20E-5F672C LFX500B-04F516C OC192 Reed-Solomon Decoder lpc 1764
    Text: Reed-Solomon Decoder September 2004 IP Data Sheet Features General Description • Forward Error Correction FEC for Communication and Common Applications Reed-Solomon codes are used to perform Forward Error Correction. FEC encoders introduce redundancy in data before it is transmitted. The redundant data


    Original     		OC-192) OC192 dvb circuit diagram polynomial polynomial evaluator CD 4093 DATASHEET polynomials LFEC20E-5F672C LFX500B-04F516C OC192 Reed-Solomon Decoder lpc 1764 PDF

    CD 4093 PIN DIAGRAM

    Abstract: code of encoder and decoder in rs(255,239) Reed-Solomon Decoder Reed-Solomon Decoder for DVB application CD 4093 DATASHEET polynomials LFX500B-04F516C OC192 polynomial evaluator REEDS-DECO-XP-N1
    Text: Reed-Solomon Decoder May 2003 IP Data Sheet Features General Description • Forward Error Correction FEC for Communication and Common Applications Reed-Solomon codes are used to perform Forward Error Correction. FEC encoders introduce redundancy in data before it is transmitted. The redundant data


    Original     		OC-192) OC192 CD 4093 PIN DIAGRAM code of encoder and decoder in rs(255,239) Reed-Solomon Decoder Reed-Solomon Decoder for DVB application CD 4093 DATASHEET polynomials LFX500B-04F516C OC192 polynomial evaluator REEDS-DECO-XP-N1 PDF

    Untitled

    Abstract: No abstract text available
    Text: Dynamic Block Reed-Solomon Decoder User’s Guide December 2010 IPUG52_01.6 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4


    Original     		IPUG52 LFSC/M3GA25E-7F900C D-2009 12L-1 PDF

    ETS-300-421

    Abstract: XC4000 XC4036XLA
    Text: Reed-Solomon Decoder January 12, 2000 Product Specification Functional Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: http://www.support.xilinx.com/ support/techsup/tappinfo.htm Features • •


    Original     		XCV100-6 XCV50-6 ETS-300-421 XC4000 XC4036XLA PDF

    XILINX vhdl code REED SOLOMON encoder decoder

    Abstract: Reed-Solomon Decoder verilog code verilog code for digital calculator XILINX vhdl code download REED SOLOMON Reed-Solomon Decoder XILINX vhdl code REED SOLOMON 941-740 Solomon vhdl code download REED SOLOMON viterbi convolution
    Text: Reed-Solomon Decoder January 10, 2000 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features


    Original     		4000X, XILINX vhdl code REED SOLOMON encoder decoder Reed-Solomon Decoder verilog code verilog code for digital calculator XILINX vhdl code download REED SOLOMON Reed-Solomon Decoder XILINX vhdl code REED SOLOMON 941-740 Solomon vhdl code download REED SOLOMON viterbi convolution PDF

    XILINX vhdl code REED SOLOMON

    Abstract: XILINX vhdl code REED SOLOMON encoder decoder vhdl code download REED SOLOMON vhdl code for interleaver XILINX vhdl code download REED SOLOMON 02HEX XC4000XL Schematic convolution interleaving viterbi convolution
    Text: Reed-Solomon Decoder January 26, 1998 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features


    Original     		PDF

    verilog code for digital calculator

    Abstract: XILINX vhdl code REED SOLOMON encoder decoder XILINX vhdl code REED SOLOMON viterbi convolution
    Text: Reed-Solomon Decoder February 22, 1999 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features


    Original     		4000XL, verilog code for digital calculator XILINX vhdl code REED SOLOMON encoder decoder XILINX vhdl code REED SOLOMON viterbi convolution PDF

    Reed-Solomon Decoder verilog code

    Abstract: 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl 8 bit parity generator code XILINX vhdl code REED SOLOMON encoder decoder IESS-308 polynomial vhdl code for 8 bit parity generator error correction, verilog source XILINX vhdl code download REED SOLOMON XC4000
    Text: XF-RSDEC Reed Solomon Decoder January 10, 2000 Product Specification AllianceCORE Facts Memec Design Services 7810 South Hardy Drive, Suite 104 Tempe, Arizona 85284 USA Phone: +1 888-845-5585 USA +1 480-753-5585 Fax: +1 480-753-5899 E-mail: info@memecdesign.com


    Original     		4000X, Reed-Solomon Decoder verilog code 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl 8 bit parity generator code XILINX vhdl code REED SOLOMON encoder decoder IESS-308 polynomial vhdl code for 8 bit parity generator error correction, verilog source XILINX vhdl code download REED SOLOMON XC4000 PDF

    Reed-Solomon Decoder verilog code

    Abstract: verilog syndrome vhdl code for 9 bit parity generator XILINX vhdl code REED SOLOMON encoder decoder Reed-Solomon Decoder test vector verilog code for 4 to 16 decoder XILINX vhdl code REED SOLOMON verilog code for rs encoder and decoder error correction, verilog source
    Text: ac_xf-rsdec.fm Page 1 Thursday, February 18, 1999 4:50 PM XF-RSDEC Reed Solomon Decoder February 22, 1999 Product Specification AllianceCORE Facts Memec Design Services Maria Aguilar, Project Coordinator 1819 S. Dobson Rd., Suite 203 Mesa, AZ 85202 Phone: +1 888-360-9044 USA


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: VSC6134 Datasheet Features ● ● ● ● ● ● ● ● ● ● Two ITU-T G.709-compliant processors GR253-compliant STS192 section and line processor OTU synchronous and asynchronous mapping 10 GbE transport with RMON MIB per IEEE 802.3 ITU-T G.975 Reed Solomon encoder and decoder


    Original     		VSC6134 709-compliant GR253-compliant STS192 16-bit STS192/10 97-free 897-pin VMDS-10185 VSC6134 PDF

    virtex memec

    Abstract: M8255 C2901 C2910A C8259A M8254 XC4000
    Text: XILINX NEWS BRIEF Third-Party Developers Deliver First Cores for Virtex FPGAs by Mike Seither, Director of Public Relations, Xilinx, mike.seither@xilinx.com New Virtex system-level architecture yields an immediate boost in performance. X ilinx recently announced the availability of the first wave


    Original     		PDF

    satellite transponder

    Abstract: XC4010 satellite modem FPGA codec XC4002A XC4003 XC4005 XC3000 XC4000 scrc
    Text: CUSTOMER SUCCESS STORY 155 Mbit/s Codec Uses Xilinx FPGAs T he Satellite Communications Research Centre SCRC of the University of South Australia in Adelaide is a space industry development center sponsored by the Australian Space Office. In May of 1992, the SCRC secured a


    Original     		XC4010 satellite transponder satellite modem FPGA codec XC4002A XC4003 XC4005 XC3000 XC4000 scrc PDF

    LMS adaptive filter model for FPGA vhdl

    Abstract: verilog code for lms adaptive equalizer verilog code for TCM decoder qam demodulator 12-bit ADC interface vhdl code for FPGA LMS adaptive filter model for FPGA vhdl code REED SOLOMON demodulator fpga matched filter in vhdl vhdl coding for error correction and detection
    Text: TM Table 1: CS3810 32 QAM Demodulator Interface Signal Descriptions Name RESTART I/O Width Description Input 1 Synchronous reset signal, active HIGH. The BLL restart the acquisition process after it is activated. The CLL returns to idle state after RESTART


    Original     		CS3810 74MHz) DS3810 LMS adaptive filter model for FPGA vhdl verilog code for lms adaptive equalizer verilog code for TCM decoder qam demodulator 12-bit ADC interface vhdl code for FPGA LMS adaptive filter model for FPGA vhdl code REED SOLOMON demodulator fpga matched filter in vhdl vhdl coding for error correction and detection PDF

    OFDM receiver

    Abstract: CORDIC system generator xilinx fm reciever AES DSP application code for dct processor using cordic algorithm CORDIC fm reciever circuit CORDIC in xilinx OFDM DSP Builder EP1S20-6
    Text: White Paper FPGAs for High-Performance DSP Applications This white paper compares the performance of DSP applications in Altera FPGAs with popular DSP processors as well as competitive FPGA offerings. With higher performance, you can easily time-divisionmultiplex your DSP design to increase the number of processing channels, reducing the overall cost of


    Original     		PDF

    verilog code for 64 point fft

    Abstract: vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255
    Text: 02 001-014_devsys.fm Page 5 Tuesday, March 14, 2000 10:55 AM IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image


    Original     		16-point 64-bit, PCI64 32-bit, PCI32 verilog code for 64 point fft vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255 PDF

    Peripheral interface 8279 notes

    Abstract: vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller
    Text: IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image processing, and computing. Xilinx offers the industry’s largest selection of intellectual property (IP) cores, which


    Original     		16-point 64-bit, PCI64 32-bit, PCI32 Peripheral interface 8279 notes vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller PDF

    16 QAM modulation verilog code

    Abstract: 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer cs3810 verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810 CS3710
    Text: CS3810 TM 32 QAM Demodulator Virtual Components for the Converging World The CS3810 32 QAM broadband wireless demodulator core has been developed to provide an efficient and highly optimized solution for wireless data networks. Combined with the CS3710 32 QAM modulator core data


    Original     		CS3810 CS3810 CS3710 155Mbps CS5200 DS3810 16 QAM modulation verilog code 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810 PDF

    XILINX vhdl code REED SOLOMON encoder decoder

    Abstract: "Galois Field Multiplier" verilog Reed-Solomon Decoder verilog code XILINX vhdl code download REED SOLOMON encoder decoder XILINX vhdl code download REED SOLOMON vhdl code for 8-bit parity generator vhdl code for a 9 bit parity generator convolution encoder datasheet Reed-Solomon Decoder viterbi convolution
    Text: Reed-Solomon Encoder January 10, 2000 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features


    Original     		4000X, XILINX vhdl code REED SOLOMON encoder decoder "Galois Field Multiplier" verilog Reed-Solomon Decoder verilog code XILINX vhdl code download REED SOLOMON encoder decoder XILINX vhdl code download REED SOLOMON vhdl code for 8-bit parity generator vhdl code for a 9 bit parity generator convolution encoder datasheet Reed-Solomon Decoder viterbi convolution PDF

    "Galois Field Multiplier" verilog

    Abstract: XILINX vhdl code REED SOLOMON encoder decoder vhdl code for bit interleaver Reed-Solomon Decoder verilog code xilinx vhdl code for digital clock 4005XL viterbi convolution
    Text: Reed-Solomon Encoder February 22, 1999 Product Specification AllianceCORE Facts Integrated Silicon Systems, Ltd. 50 Malone Rd Belfast BT9 5BS Northern Ireland Phone: +44 1232 664664 Fax: +44 1232 669664 E-Mail: info@iss-dsp.com URL: www.iss-dsp.com Features


    Original     		4000XL, "Galois Field Multiplier" verilog XILINX vhdl code REED SOLOMON encoder decoder vhdl code for bit interleaver Reed-Solomon Decoder verilog code xilinx vhdl code for digital clock 4005XL viterbi convolution PDF