ST90R52
Abstract: ST90R52GQ1 PQFP80 st90r50 ST90R
Text: ST90R52 ROMLESS HCMOS MCU WITH BANKSWITCH AND A/D CONVERTER Register oriented 8/16 bit CORE with RUN, WFI and HALT modes Minimum instruction cycle time: 375ns 16MHz internal 224 general purpose registers available as RAM, accumulators or index pointers (register file)
|
Original
|
PDF
|
ST90R52
375ns
16MHz
16Mbytes
PQFP80
80-pin
ST90R52
ST90R52GQ1
PQFP80
st90r50
ST90R
|
ST90R50C6
Abstract: ST90R50 ST90R50C ST90R51 ST90R50Q1 PLCC84 PQFP80 B7464 10 35L a5 capacitor ST90R50/R51
Text: ST90R50 ROMLESS HCMOS MCU WITH BANKSWITCH AND A/D CONVERTER PRELIMINARY DATA Register oriented 8/16 bit CORE with RUN, WFI and HALT modes Minimum instruction cycle time : 500ns 12MHz internal 224 generalpurpose registers available as RAM, accumulators or index pointers (register file)
|
Original
|
PDF
|
ST90R50
500ns
12MHz
16Mbytes
PLCC84
84-pin
ST90R50C)
80-pin
ST90R50Q)
PLCC84)
ST90R50C6
ST90R50
ST90R50C
ST90R51
ST90R50Q1
PLCC84
PQFP80
B7464
10 35L a5 capacitor
ST90R50/R51
|
RTL 2832
Abstract: AVR32A marking WMG AVR32UC IEEE-ISTO 5001TM AVR32 AVR32AP AVR32B BOZ 382 BIT1612
Text: Feature Summary • • • • • • • • • • • Small area, high clock frequency. 32-bit load/store AVR32A RISC architecture. 15 general-purpose 32-bit registers. 32-bit Stack Pointer, Program Counter and Link Register reside in register file.
|
Original
|
PDF
|
32-bit
AVR32A
32002C
AVR32
RTL 2832
marking WMG
AVR32UC
IEEE-ISTO 5001TM
AVR32AP
AVR32B
BOZ 382
BIT1612
|
RTL 8188
Abstract: AVR32B 103-191 AVR32 rx-23 RY 227 CRD 19 AVR32A AVR32UC CR10
Text: Feature Summary • • • • • • • • • • • • • • 32-bit load/store RISC architecture. Up to 15 general-purpose 32-bit registers. 32-bit Stack Pointer, Program Counter and Link Register reside in register file. Fully orthogonal instruction set.
|
Original
|
PDF
|
32-bit
32000B
AVR32
RTL 8188
AVR32B
103-191
rx-23
RY 227
CRD 19
AVR32A
AVR32UC
CR10
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
16-word
|
EN12
Abstract: EN13 SN74ALS870 SN74ALS870DW
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
EN12
EN13
SN74ALS870
SN74ALS870DW
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
16-word
scyd013
sdyu001x
sgyc003d
scyb017a
|
51A31
Abstract: EN12 EN13 SN74ALS870
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
51A31
EN12
EN13
SN74ALS870
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
16-word
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
16-word
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
|
EN12
Abstract: EN13 SN74ALS870 multibus ARCHITECTURE
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
EN12
EN13
SN74ALS870
multibus ARCHITECTURE
|
EN12
Abstract: EN13 SN74ALS870 SN74ALS870NT multibus ARCHITECTURE
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
EN12
EN13
SN74ALS870
SN74ALS870NT
multibus ARCHITECTURE
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines
|
Original
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
16-word
|
|
OF IC 741s
Abstract: No abstract text available
Text: 74S172 Signetics Register File 16-Bit Multiple Port Register File 3-State Product Specification Logic Products FEATURES • Simultaneous and Independent Read and Write operations • Expandable to 1024 words on n-bits • 3-State outputs TYPE TYPICAL SUPPLY CURRENT
|
OCR Scan
|
PDF
|
74S172
16-Bit
40MHz
160mA
N74S172N
OF IC 741s
|
H/74S172
Abstract: No abstract text available
Text: 74S172 Signetics Register File 16-Bit Multiple Port Register File 3-State Product Specification Logic Products FEATURES • Simultaneous and independent Read and Write operations • Expandable to 1024 words on n-bits • 3-State outputs TYPE 74S172 40MHz
|
OCR Scan
|
PDF
|
74S172
16-Bit
40MHz
160mA
H/74S172
|
1N3064
Abstract: 1N916 74LS 74S172 N74S172N 3HAC
Text: 74S172 Signefics Register File 16-Bit Multiple Port Register File 3-State Product Specification Logic Products FEATURES • Simultaneous and independent Read and Write operations • Expandable to 1024 words on n-bits • 3-State outputs TYPE Port "A" is an input port which can be
|
OCR Scan
|
PDF
|
74S172
16-Bit
1N3064
1N916
74LS
74S172
N74S172N
3HAC
|
Untitled
Abstract: No abstract text available
Text: 74S172 Signetics Register File 16-Bit Multiple Port Register File 3-State Product Specification Logic Products FEATURES • Simultaneous and independent Read and Write operations • Expandable to 1024 words on n-bits • 3-State outputs TYPE Port "A" is an input port which can be
|
OCR Scan
|
PDF
|
74S172
16-Bit
40MHz
160mA
|
3128A
Abstract: ADSP-3128 DSP32XX ADSP-1401 ADSP-3128A ADSP-32XX ADSP3128AKG microcoded support components UP35 HERO
Text: ANALO G □ DEVICES Multiport Register File ADSP-3128A FEATURES 128x16 or 6 4 x 3 2 Register File Organization Flexible “Crossbar" Data Routing via Five Ports Tw o Input Tw o Output One Bidirectional Cascadable Horizontally and Vertically Supports 20M H z Operation from Single 1 x Clock
|
OCR Scan
|
PDF
|
ADSP-3128A
128x16
64x32
20MHz
145-Pin
Cdata15
Cdata14
3128A
ADSP-3128
DSP32XX
ADSP-1401
ADSP-32XX
ADSP3128AKG
microcoded support components
UP35
HERO
|
Untitled
Abstract: No abstract text available
Text: 74S172 Signetics Register File 16-Bit Multiple Port Register File 3-State Product Specification Logic Products FEATURES • Simultaneous and independent Read and Write operations • Expandable to 1024 words on n-bits • 3-State outputs T h e '1 7 2 is a h ig h -p e rfo rm a n c e , 16-bit
|
OCR Scan
|
PDF
|
74S172
16-Bit
40MHz
160mA
N74S172N
|
A24D16
Abstract: a32u A241D VAM03 omac vd 100 VAM-03 a64b
Text: AUGUST 1991 TM CA91C064 VMEbus 64-B IT DATA ADDRESS REGISTER FILE DARF64 64-bit Data/Address Register File (DARF64) T h e C A 9 1 C 0 6 4 D A R F 6 4 provides a complete high per form ance VM Ebus 6 4 d a ta transfer interface, including Pin com patible with CA91C015 DARF32
|
OCR Scan
|
PDF
|
CA91C064
64-BIT
DARF64)
CA91C015
DARF32
IEEE-1014/VMEbus
A64/D64,
A24/D32,
A24D16
a32u
A241D
VAM03
omac vd 100
VAM-03
a64b
|
Untitled
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A - DECEMBER 1982 - REVISED JANUARY 1995 I I I I ' • 3-State Buffer-Type Outputs Drive Bus Lines Directly * Each Register File Has Individual Write-Enable Controls and Address Lines * Designed Specifically for Multibus
|
OCR Scan
|
PDF
|
SN74ALS870
16-BY-4
SDAS139A
300-mil
|
ADSP-3128
Abstract: microcoded support components ADSP32xx
Text: □ ANALOG DEVICES Multiport Register File ADSP-3128A FEATURES 128x16 or 64 x 32 Register Fila Organization Flexible "CroMbar" Data Routing via Five Porta Two Input Two Output One Bidirectional Caacadable Horizontally and Vertically Supporta 20MHz Operation from Single 1 x Clock
|
OCR Scan
|
PDF
|
ADSP-3128A
128x16
20MHz
146-Pin
ADSP-3128A
ADSP-3128
microcoded support components
ADSP32xx
|
MS303
Abstract: No abstract text available
Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SOAS139A-DECEMBSR 1982-R E V IS E D JANUARY 1995 • 3-State Buffer-type Outputs Drive Bus Lines Directly • Each Register File Has Individual Write-Enable Controls and Address Lines • Designed Specifically for Multibus
|
OCR Scan
|
PDF
|
SN74ALS870
16-BY-4
SOAS139A-DECEMBSR
1982-R
300-mil
MS303
MS303
|