RH1034-1.2
Abstract: No abstract text available
Text: Y App l i c at i on N ot e, D S 1, D ec . 20 0 0 R SWITI Switching IC A PEF 20450/20470/24470 V 1.1 IN PEF 20451/20471/24471 V 1.1 P R E LI M Minimum Delay Connection Wired Communications N e v e r s t o p t h i n k i n g . PEF 20450/20470/24470PEF 20451/20471/24471
|
Original
|
20450/20470/24470PEF
RH1034-1.2
|
PDF
|
gsm opener door
Abstract: ATMEL 706 rx 434 ask ATMEL 529 ATMEL 744 atmel 928 TOKO 707 VX 12p smd GRM1885C1H103K EPCOS E SERIES INTERMEDIATE CAPACITANCE VALUES
Text: UHF ASK/FSK Receiver T5760/T5761 Introduction T5760/T5761 Technical Features • Low-cost Solution Due to High Integration Level with Minimum External Circuitry • • • • • • • • • • • • • Requirements Fully Integrated PLL Including LC-VCO and Loop Filter
|
Original
|
T5760/T5761
4658B
gsm opener door
ATMEL 706
rx 434 ask
ATMEL 529
ATMEL 744
atmel 928
TOKO 707 VX
12p smd
GRM1885C1H103K
EPCOS E SERIES INTERMEDIATE CAPACITANCE VALUES
|
PDF
|
AF200
Abstract: MAC layer sequence number MB250
Text: POS-PHY Level 4 MegaCore Function POSPHY4 August 2001; ver. 1.00 Data Sheet Introduction Optimized for the Altera APEXTM II device architecture, the POS-PHY level 4 MegaCore® function (POSPHY4) interfaces cell and packet transfers between physical (PHY) and link layer devices. The POSPHY4
|
Original
|
OC-192,
AF200
MAC layer sequence number
MB250
|
PDF
|
pin function of ic an 5522
Abstract: MC680000 renesas v850 S1C33PE VR4111 modem VR4121 78xx series sandisk sd protocol 13521 epson 1FW 75 china phone BLOCK diagram
Text: Intelligent Network Controller for Embedded Systems S1S60020 Technical Manual Rev.1.2e EPSON CONFIDENTIAL NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
|
Original
|
S1S60020
E-08190
pin function of ic an 5522
MC680000
renesas v850
S1C33PE
VR4111 modem VR4121
78xx series
sandisk sd protocol
13521 epson
1FW 75
china phone BLOCK diagram
|
PDF
|
MTK-20450
Abstract: ADSL modem schematics adsl hybrid filter mtc diode MTC-20154 MTC-20455 MTC-20136 MTC-20454 ADSL Modem circuit diagram of data communication design for block interleaver deinterleaver
Text: MTK-20450*2 080300 [1] MTK-20450 “DynaMiTe” Four Channel Rate Adaptive Asymmetrical Digital Subscriber Line ADSL Modem Chipset Product Brief Rev. 1.0 - March 2000 Applications Features • ADSL Central Office Equipment • DSL Access Multiplexors (DSLAM)
|
Original
|
MTK-20450
MTK-20450
ava8952,
ADSL modem schematics
adsl hybrid filter
mtc diode
MTC-20154
MTC-20455
MTC-20136
MTC-20454
ADSL Modem circuit diagram of data communication
design for block interleaver deinterleaver
|
PDF
|
SXP3102ZX
Abstract: CF-2071 sumitomo SXP3102
Text: TS-S09D157B Dec. 2009 SXP3102ZX Rev. B Standard 1. INTRODUCTION This document is a specification for a single channel XFP MSA transceiver module. The transceiver shall be 10GbEthernet -80km application fully compliant. The transceiver is a bi-directional device with a transmitter and
|
Original
|
TS-S09D157B
SXP3102ZX
10GbEthernet
-80km
10Gbased
1550nm
SXP3102
SXP3102ZX
CF-2071 sumitomo
|
PDF
|
CMX808AE3
Abstract: ctcss CMX808A CMX808AP4
Text: DATA BULLETIN Family Radio Service CTCSS Processor CMX808A PRELIMINARY INFORMATION Features • • • • • • • Rapid multi-tone CTCSS decoder supports new end user features Fast Tone Decode 150ms Supports Tones from 62.5Hz to 251Hz Integrated 32 Step Digital Volume
|
Original
|
CMX808A
150ms)
251Hz
20-pin
24-pin
CMX808AP4
CMX808AE3
ctcss
CMX808A
CMX808AP4
|
PDF
|
SXP3102LV
Abstract: 175-NM BC 247 B 63-6F 4A4B
Text: SXP3102LV Rev. B TS-S09D079 December 16, 2009 Standard 1. INTRODUCTION This document is a specification for a single channel XFP MSA transceiver module. The transceiver shall be SDH STM L-64.2 / SONET OC-192 LR-2c compliant. The transceiver is a bi-directional device with a transmitter and receiver in a
|
Original
|
SXP3102LV
TS-S09D079
OC-192
1550nm
ES/EIM31056,
ES/EIM31056"
SXP3102LV.
SXP3102
SXP3102LV
175-NM
BC 247 B
63-6F
4A4B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PIC18F1XK22/LF1XK22 Data Sheet 20-Pin Flash Microcontrollers with nanoWatt Technology 2009 Microchip Technology Inc. Preliminary DS41365A Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
PIC18F1XK22/LF1XK22
20-Pin
DS41365A
DS41365A-page
|
PDF
|
PIC18F45k20 examples
Abstract: PIC18 example C18 codes ADC PIC18F1XK22 PIC18F14K22 pic18F14K50 18F14K22 PIC18F13K22-I PIC18F45K20 diagrams 4x4 bit multipliers d013b
Text: PIC18F1XK22/LF1XK22 Data Sheet 20-Pin Flash Microcontrollers with nanoWatt XLP Technology 2009 Microchip Technology Inc. Preliminary DS41365B Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
PIC18F1XK22/LF1XK22
20-Pin
DS41365B
DS41365B-page
PIC18F45k20 examples
PIC18 example C18 codes ADC
PIC18F1XK22
PIC18F14K22
pic18F14K50
18F14K22
PIC18F13K22-I
PIC18F45K20 diagrams
4x4 bit multipliers
d013b
|
PDF
|
SXP3100SX-M
Abstract: EIA-455 SXP3100SX ic MIP 391 SXP3101 XFP EVALUATION BOARD PRBS23 SPX3101 SXP3100S Aux monitoring
Text: TS-S08D022G February, 2010 850nm 10Gb/s XFP Optical Transceiver Modules SXP3100S_ Family SXP3100SX: Multi-rate, Commercial Temperature COM SXP3100SN: 8.5GFC, Commercial Temperature (COM) SXP3100SX-M: Multi-rate, Extended Temperature (EXT) SXP3100SN-M: 8.5GFC, Extended Temperature (EXT)
|
Original
|
TS-S08D022G
850nm
10Gb/s
SXP3100S_
SXP3100SX:
SXP3100SN:
SXP3100SX-M:
SXP3100SN-M:
IEEE802
2002/95/EC
SXP3100SX-M
EIA-455
SXP3100SX
ic MIP 391
SXP3101
XFP EVALUATION BOARD
PRBS23
SPX3101
SXP3100S
Aux monitoring
|
PDF
|
XHFC-1SU
Abstract: 503 20 010 10 vogt Motorola transistor smd marking codes VACUUMSCHMELZE vogt 503 02 010 00 vogt 543 vogt transformer vogt transformer s3 PCM30 PCM64
Text: Cologne Chip XHFC - 1SU Extended ISDN HDLC FIFO controller with Universal ISDN Port Data Sheet October 2007 Cologne Chip Revision History of XHFC-1SU Data Sheet Date Remarks October 2007 Minor changes were made in this data sheet revision: Information added to Section 5.2.6
|
Original
|
|
PDF
|
1310nm 10Gbps DML
Abstract: 10GBASE-LR RIN12OMA
Text: TSP-10G3B1QER 10GBASE-LR XFP Optical Transceiver Pb FEATURES Standard LC duplex fiber-optic connector Compliant with IEEE 802.3ae Draft 5.0 Compliant with XFP MSA Rev. 4.0 I2C for integrated Digital Optical Monitoring Power consumption <2.5 W User friendly Plug-and-play style "Hot Swap"
|
Original
|
TSP-10G3B1QER
10GBASE-LR
200mm
TSP-10G3B1QER
10Gbps
1310nm
10Gbps
MIL-STD-883E
E239394
R50067719
1310nm 10Gbps DML
RIN12OMA
|
PDF
|
RIN12OMA
Abstract: No abstract text available
Text: TSP-10G3A1EER 10GBASE-SR XFP Optical Transceiver FEATURES z RoHS compliant z 850nm Vertical Cavity Surface Emitting Laser VCSEL light source z Standard LC duplex fiber-optic connector z Compliant with XFP MSA z I2C for integrated Digital Optical Monitoring
|
Original
|
TSP-10G3A1EER
10GBASE-SR
850nm
200mm
TSP-10G3A1EER
10Gbps
850nm
RIN12OMA
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: Specification: TS-S09D238B May, 2010 10Gb/s XFP Optical Transceiver Module SXP3102CP-xx CWDM 40km, 1471 to 1611nm EML, PIN-PD 1. INTRODUCTION This document is a specification for a single channel XFP MSA transceiver module. The transceiver is a bi-directional
|
Original
|
TS-S09D238B
10Gb/s
SXP3102CP-xx
1611nm
1550nm
Bui2010
IEC60825-1
SXP3102
|
PDF
|
SXP3102
Abstract: SXP31 SXP3102CP-49
Text: SXP3102CP-xx Rev. A October 8, 2009 Standard 1. INTRODUCTION This document is a specification for a single channel XFP MSA transceiver module. The transceiver is a bi-directional device with a transmitter and receiver in a same package. The following describes common features and ability:
|
Original
|
SXP3102CP-xx
1550nm
IEC60825-1
EIM31082Cxx,
EIM31082Cxx"
SXP3102CP-xx.
SXP3102
SXP31
SXP3102CP-49
|
PDF
|
Untitled
Abstract: No abstract text available
Text: JSf EX4R XR-T5683 PCM Line Interface Chip GENERAL DESCRIPTION PIN ASSIGNMENT The XR-T5683 is a PCM line interface chip. It consists ol both transmit and receive circuitry in a D IL 18 pin package. The maximum bit rate the chip can handle is 8.448 M Bits/s
|
OCR Scan
|
XR-T5683
-10dB
XR-T5683
T148C,
175pF
100pF
048MBPS
XRT5683
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XR-T5683 PCM Line Interface Chip G E N E R A L DE SC R IPTIO N PIN A S SIG N M E N T The XR-T5683 is a P C M line interface chip. It consists of both transmit and receive circuitry in a D IL 18 pin package. The maximum bit rate the chip can handle is 8.448 M Bits/s
|
OCR Scan
|
XR-T5683
XR-T5683
8448KHz
175pF
XRT5683
100pF
T5683
|
PDF
|
CMX808AE3
Abstract: No abstract text available
Text: A/VX* CDM, INC. MiXed Signal ICs DATA BULLETIN CMX808A Family Radio Service CTCSS Processor ADVANCE INFORMATION Features • Rapid multi-tone CTCSS decoder supports new end user features • Very small 20-pin TSSOP Package • Fast Tone Decode 150ms •
|
OCR Scan
|
CMX808A
150ms)
20-pin
CMX808A
24-pin
CMX808AP4
CMX808AE3
|
PDF
|
t5683
Abstract: XR-T5683 clock generator 8.448 2048KHZ DIL18 T148C XRT5683
Text: EXAR CORP 50E D • 3 4 5 5 t.lfl DDDS3b5 1ST EXAR 257 ■ XR-T5683 75-a - a PCM Line Interface Chip PIN ASSIGNMENT GENERAL DESCRIPTION The XR-T5683 is a PCM line interface chip. It consists of both transmit and receive circuitry in a D IL 18 pin package.
|
OCR Scan
|
3455t
XR-T5683
XR-T5683
DIL18
-10dB
048MBPS
175pF
100pF
XRT5683
3422blfl
t5683
clock generator 8.448
2048KHZ
T148C
XRT5683
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS RX Low ESR, For Switching Power Supplies Series Low ESR and impedance at high frequency Ideally suited for use of switching power supplies Wide operating temperature range of -55 ~ +105°C Voltage range of 6.3~450V
|
OCR Scan
|
WVS200V
VS100
120Hz,
4700/iF
47/iF
|
PDF
|
HD42853
Abstract: SSB TRANSCEIVER 2-12 MHZ 1SV68 HD42855 10.24MHZ 2SK55 DP-22 HD42854 active filter inverter circuit diagram 12v sine wave inverter diagram layout
Text: HD42853 PLL FREQUENCY SYNTHESIZER The H D42853 incorporates the following functions: • Reference oscillation circuit 10.24M H z crystal oscillator externally mounted • • Divider (N=2048 in A M ; N =1024 in SSB) Programmable divider (BCD code) • •
|
OCR Scan
|
HD42853
HD42853
24MHz
40-channel
405MHz
71MHz
24MHz
40-channControl
100kHz
SSB TRANSCEIVER 2-12 MHZ
1SV68
HD42855
10.24MHZ
2SK55
DP-22
HD42854
active filter inverter circuit diagram
12v sine wave inverter diagram layout
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Miniature Aluminum Electrolytic Capacitors p y • • • • • Low ESR, For Switching Power Supplies Series Low ESR and impedance at high frequency Ideally suited for use of switching power supplies Wide operating temperature range of - 5 5 ~ +105°C Voltage range of 6.3 ~ 450V
|
OCR Scan
|
18x40
4700/iF
|
PDF
|
TDA 1111 sp
Abstract: Z8603 Z8601 2732 eprom interfacing the 2732 eprom TDA 1100 sp IR RECEIVER 8601 Z8611 Z8613 Z8681
Text: Z 8 6 0 1 /Z 8 6 0 3 Z 8 6 1 1 /Z 8 6 1 3 Z 8 Z8601 Single-Chip MCU with 2K ROM Z8603 Prototyping Device with 2K EPROM Interface Z8611 Single-Chip MCU with 4K ROM Z8613 Prototyping Device with 4K EPROM Interface Features General Description Complete microcomputer, 2K 8601 or 4K
|
OCR Scan
|
Z8601/Z8603
Z8611/Z8613
Z8601
Z8613
144-byte
TpC-50
TpC-40
4TpC-110*
TpC-30
3TpC-65*
TDA 1111 sp
Z8603
2732 eprom
interfacing the 2732 eprom
TDA 1100 sp
IR RECEIVER 8601
Z8611
Z8681
|
PDF
|
