54ACT11002
Abstract: 74ACT11002 D2957
Text: 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54ACT11002,
74ACT11002
SCAS003A
D2957,
500-mA
300-mil
54ACT11002
54ACT11002
74ACT11002
D2957
|
54ACT11002
Abstract: 74ACT11002 D2957
Text: 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54ACT11002,
74ACT11002
SCAS003A
D2957,
500-mA
300-mil
54ACT11002
54ACT11002
74ACT11002
D2957
|
54ACT11002
Abstract: 74ACT11002 D2957
Text: 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54ACT11002,
74ACT11002
SCAS003A
D2957,
500-mA
300-mil
54ACT11002
54ACT11002
74ACT11002
D2957
|
54ACT11002
Abstract: 74ACT11002 D2957
Text: 54ACT11002, 74ACT11002 QUADRUPLE 2ĆINPUT POSITIVEĆNOR GATES ą ą SCAS003A − D2957, JUNE 1987 − REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54ACT11002,
74ACT11002
SCAS003A
D2957,
500-mA
300-mil
54ACT11002
54ACT11002
74ACT11002
D2957
|
Untitled
Abstract: No abstract text available
Text: 54ACT11002, 74ACT11002 QUADRUPLE 2ĆINPUT POSITIVEĆNOR GATES ą ą SCAS003A − D2957, JUNE 1987 − REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
PDF
|
54ACT11002,
74ACT11002
SCAS003A
D2957,
500-mA
300-mil
54ACT11002
|
Untitled
Abstract: No abstract text available
Text: 54ACT11002,74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A - D2957, JUNE 1987 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-PIn V^c and GND Configurations Minimize High-Speed Switching Noise
|
OCR Scan
|
PDF
|
54ACT11002
74ACT11002
SCAS003A
D2957,
500-mA
300-mll
|
Untitled
Abstract: No abstract text available
Text: SAMSUNG ELECTRONICS INC b7E D • 7 ^ 4 1 4 5 0017STÌ 27b ■ SHGK PRELIMINARY K M 6 8 B 2 6 1 A _ BiCMOS SRAM TIMING WAVEFORM OF WRITE CYCLE C S C ontrolled - t w c (2) - jC - tWR -tew - 'tAW " ) ) ) ) ) ' A -t o w - -t w z (3,4,5)-
|
OCR Scan
|
PDF
|
0017STÌ
54ACT110
74ACT11002
SCAS003A-
D2957.
|