74AC11828
Abstract: No abstract text available
Text: 74AC11828 10-BIT BUFFER/BUS DRIVER WITH 3–STATE OUTPUTS SCAS083A – NOVEMBER 1989 – REVISED APRIL 1993 • • • • • • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to
|
Original
|
74AC11828
10-BIT
SCAS083A
500-mA
300-mil
74AC11828
|
PDF
|
74AC11828
Abstract: No abstract text available
Text: 74AC11828 10ĆBIT BUFFER/BUS DRIVER WITH 3-STATE OUTPUTS SCAS083A − NOVEMBER 1989 − REVISED APRIL 1993 • • • • • • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to
|
Original
|
74AC11828
SCAS083A
500-mA
300-mil
10-bit
74AC11828
|
PDF
|
74AC11828
Abstract: No abstract text available
Text: 74AC11828 10ĆBIT BUFFER/BUS DRIVER WITH 3-STATE OUTPUTS SCAS083A − NOVEMBER 1989 − REVISED APRIL 1993 • • • • • • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to
|
Original
|
74AC11828
10BIT
SCAS083A
500-mA
300-mil
10-bit
74AC11828
|
PDF
|
74AC11828
Abstract: No abstract text available
Text: 74AC11828 10-BIT BUFFER/BUS DRIVER WITH 3–STATE OUTPUTS SCAS083A – NOVEMBER 1989 – REVISED APRIL 1993 • • • • • • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to
|
Original
|
74AC11828
10-BIT
SCAS083A
500-mA
300-mil
74AC11828
|
PDF
|
74AC11828
Abstract: No abstract text available
Text: 74AC11828 10-BIT BUFFER/BUS DRIVER WITH 3–STATE OUTPUTS SCAS083A – NOVEMBER 1989 – REVISED APRIL 1993 • • • • • • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to
|
Original
|
74AC11828
10-BIT
SCAS083A
500-mA
300-mil
|
PDF
|
74AC11828
Abstract: No abstract text available
Text: 74AC11828 10-BIT BUFFER/BUS DRIVER WITH 3-STATE OUTPUTS SCAS083A - NOVEMBER 1989 - REVISED APRIL 1993 I I * 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers | I • Flow-Through Architecture to Optimize PCB Layout [ • Center-Pin V qc and GND Configurations to
|
OCR Scan
|
74AC11828
10-BIT
SCAS083A
500-mA
300-mil
74AC11828
|
PDF
|