sha256
Abstract: No abstract text available
Text: Features • Supports Secure Hash Algorithm SHA1 and SHA256 • Compliant with FIPS Publication 180-2 • Configurable Processing Period: – 85 Clock Cycles to Maximize the Bandwidth for SHA1 or 386 Clock Cycles or Other Applications in PDC (Peripheral DMA)
|
Original
|
PDF
|
SHA256)
SHA256
32-bit
512-bit
6156BS
22-Jul-05
|
ATMEl 326
Abstract: sha256 AT91SAM atmel at91sam atmel SHA-256
Text: Features • Supports Secure Hash Algorithm SHA1 and SHA256 • Compliant with FIPS Publication 180-2 • Configurable Processing Period: – 85 Clock Cycles to Maximize the Bandwidth for SHA1 or 326 Clock Cycles – 72 Clock Cycles to Maximize the Bandwidth for SHA256 or 265 Clock Cycles
|
Original
|
PDF
|
SHA256)
SHA256
512-bit
32-bit
512-bof
6156CS
14-Aug-09
ATMEl 326
AT91SAM
atmel at91sam
atmel
SHA-256
|
DS28CN01
Abstract: APP3522 DS1961S DS1963S DS2432 DS2460 DS28E01-100 an3522 birthday IEC 352-2
Text: Maxim > App Notes > 1-Wire Devices Keywords: sha, sha1, sha-1, attack, algorithm, compromise, compromised, secure hash, FIPS, 180-1, China, white paper 9 May 19, 2005 APPLICATION NOTE 3522 White Paper 9: Are SHA-1 Devices Still Secure Enough? Abstract: In 2005, a group of Chinese researchers attacked the strength of the Secure Hash Algorithm SHA1 . This white paper discusses that attack and shows that, although the algorithm is slightly less collisionresistant than previously thought, the security of the SHA-1 memory devices from Maxim is not affected. Thus,
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS2460,
DS28CN01,
DS28E01-100
DS2432)
DS1963S:
DS2432:
DS2460:
DS28CN01:
DS28CN01
APP3522
DS1961S
DS1963S
DS2432
DS2460
an3522
birthday
IEC 352-2
|
VENDING MACHINE STEP
Abstract: AN1770 APP1770 DS1961S DS1963S
Text: Maxim > App Notes > 1-Wire DEVICES Keywords: secure network, authentication, fare collection, vending, secret protection, secrets, secure hash algorithm, SHA, SHA-1, DS1963S, DS1961S, cryptography, cryptographic, challenge response, SHA1 Oct 21, 2002 APPLICATION NOTE 1770
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS1963S
DS1961S
com/an1770
DS1961S:
DS1963S:
AN1770,
APP1770,
Appnote1770,
VENDING MACHINE STEP
AN1770
APP1770
|
verilog code for sha1 hash function
Abstract: HC210F484 2S15 3C16F484C6
Text: Compliant to the FIPS 180-1 specification for SHA-1. Bit padding. SHA1 SHA-1 Secure Hash Function Core 264-1 bits maximum message length. Supported Message lengths mul- tiple of 8-bits. Initial values of Chaining Va- riables selected before
|
Original
|
PDF
|
|
3S500E-5
Abstract: sha1 verilog code for sha1 hash function
Text: Compliant to the FIPS 180-1 specification for SHA-1. Bit padding. SHA1 SHA-1 Secure Hash Function Core 264-1 bits maximum message length. Supported Message lengths mul- tiple of 8-bits. Initial values of Chaining Va- riables selected before
|
Original
|
PDF
|
|
verilog code for sha1 hash function
Abstract: SHA-1 using vhdl
Text: Compliant to the FIPS 180-1 specification for SHA-1. Bit padding. SHA1 SHA-1 Secure Hash Function Core 264-1 bits maximum message length. Supported Message lengths mul- tiple of 8-bits. Initial values of Chaining Va- riables selected before
|
Original
|
PDF
|
|
DS28CN01
Abstract: research paper on ic APP3522 DS1961S DS1963S DS2432 DS2460 DS28E01-100 SHA-1 SHA i2c EEPROM
Text: Maxim > App Notes > 1-Wire devices Keywords: sha, sha1, sha-1, attack, algorithm, compromise, compromised, secure hash, FIPS, 180-1, China, white paper 9 May 19, 2005 APPLICATION NOTE 3522 White paper 9: Are SHA-1 devices still secure enough? Abstract: In 2005, a group of Chinese researchers attacked the strength of the Secure Hash Algorithm SHA-1 . This white paper
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS2460,
DS28CN01,
DS28E01-100
DS2432)
DS28E02
DS28E10
com/an3522
DS28CN01
research paper on ic
APP3522
DS1961S
DS1963S
DS2432
DS2460
SHA-1
SHA i2c EEPROM
|
C-l018
Abstract: CL018G DS28CN01 DS28E01-100 M1470 DS1961S DS1963S DS2460 DS28E02 DS28E10
Text: 19-5870; Rev 0; 5/11 Memory-Mapped SHA-1 Coprocessor The DSSHA1 coprocessor with 64-byte RAM is a synthesizable register transfer level RTL implementation of the FIPS 180-3 Secure Hash Algorithm (SHA-1), eliminating the need to develop software to perform the complex SHA-1 computation required for authenticating
|
Original
|
PDF
|
64-byte
DS1963S,
DS1961S,
DS28E10,
DS28E02,
DS2460,
DS28CN01,
DS28E01-100.
20-byte
C-l018
CL018G
DS28CN01
DS28E01-100
M1470
DS1961S
DS1963S
DS2460
DS28E02
DS28E10
|
distillation method
Abstract: internal structure function of IC 2822 APP1201 DS1961S DS1963S DS2432 DS28E01-100 AN1201 electronic security door lock abstract
Text: Maxim > App Notes > 1-Wire Devices Keywords: 1-wire, ibutton, ibuttons, sha-1, secure hash algorithm, cryptography, MAC, security, challenge response, trusted token, electronic cash, secure communication, signing secret, authentication secret, page write counter, signing, signatures, e-cash, ec
|
Original
|
PDF
|
com/an1201
DS1961S:
DS1963S:
DS2432:
DS28E01-100:
AN1201,
APP1201,
Appnote1201,
distillation method
internal structure function of IC 2822
APP1201
DS1961S
DS1963S
DS2432
DS28E01-100
AN1201
electronic security door lock abstract
|
sha1 hash
Abstract: A999 10K50S-1
Text: HammerCores by Altera White Paper SHA-1 Hash Function Introduction The Hammercores by Altera SHA-1 hash function implements the SHA-1 message-digest algorithm, as described in ® FIPS PUB 180-1, and is optimized for Altera FLEX 10KE and APEX 20K devices.
|
Original
|
PDF
|
160-bit
sha1 hash
A999
10K50S-1
|
DS28E10
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET 219-0009; Rev 2; 4/11 TION KIT EVALUA BLE IL AVA A 1-Wire SHA-1 Authenticator The DS28E10 combines secure challenge-and-response authentication functionality based on the FIPS 180-3 specified Secure Hash Algorithm SHA-1 with 224 bits
|
Original
|
PDF
|
DS28E10
64-bit
DS28E10
|
Untitled
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET 219-0009; Rev 2; 4/11 TION KIT EVALUA BLE IL AVA A 1-Wire SHA-1 Authenticator The DS28E10 combines secure challenge-and-response authentication functionality based on the FIPS 180-3 specified Secure Hash Algorithm SHA-1 with 224 bits
|
Original
|
PDF
|
DS28E10
64-bit
DS28E10
|
AN150
Abstract: APP150 DS1961S DS1963S DS2432
Text: Maxim > App Notes > 1-Wire Devices Keywords: cryptography, encryption, SHA, SHA-1, microcontroller, small message, MAC, hash, one-way, authentication, security, random number, random numbers, pad, secret, coprocessor, rotation, DS1963S, DS1961S, DS2432 Feb 04, 2002
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS2432
DS1963S
com/an150
DS1963S:
AN150,
APP150,
Appnote150,
AN150
APP150
DS1961S
DS2432
|
|
|
DS28E10R
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET Rev 1; 10/10 TION KIT EVALUA BLE IL AVA A 1-Wire SHA-1 Authenticator The DS28E10 combines secure challenge-and-response authentication functionality based on the FIPS 180-3 specified Secure Hash Algorithm SHA-1 with 224 bits of one-time programmable user EPROM in a single
|
Original
|
PDF
|
DS28E10
64-bit
DS28E10R
|
AN150
Abstract: APP150 DS1961S DS1963S DS2432
Text: Maxim > App Notes > 1-Wire Devices Keywords: cryptography, encryption, SHA, SHA-1, microcontroller, small message, MAC, hash, one-way, authentication, security, random number, random numbers, pad, secret, coprocessor, rotation, DS1963S, DS1961S, DS2432 Feb 04, 2002
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS2432
DS1963S
com/an150
DS1963S:
AN150,
APP150,
Appnote150,
AN150
APP150
DS1961S
DS2432
|
thermistor 7 rom
Abstract: No abstract text available
Text: DS2703 SHA-1 Battery Pack Authentication IC www.maxim-ic.com GENERAL DESCRIPTION The DS2703 provides a robust cryptographic solution to ensure the authenticity of Li-Ion battery packs for cell phone, PDA, and portable computing devices. The DS2703 employs the Secure Hash Algorithm
|
Original
|
PDF
|
DS2703
DS2703
64-bit
160-bit
thermistor 7 rom
|
thermistor 7 rom
Abstract: DS2703 DS2703U J-STD-020A 98BADCFEh 1-wire power line battery
Text: DS2703 SHA-1 Battery Pack Authentication IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2703 provides a robust cryptographic solution to ensure the authenticity of Li-Ion battery packs for cell phone, PDA, and portable computing devices. The DS2703 employs the Secure Hash Algorithm
|
Original
|
PDF
|
DS2703
DS2703
64-bit
160-bit
thermistor 7 rom
DS2703U
J-STD-020A
98BADCFEh
1-wire power line battery
|
thermistor 7 rom
Abstract: DS2703 DS2703U J-STD-020A thermistor 8d 20 circuit diagram of secret code lock
Text: DS2703 SHA-1 Battery Pack Authentication IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2703 provides a robust cryptographic solution to ensure the authenticity of Li-Ion battery packs for cell phone, PDA, and portable computing devices. The DS2703 employs the Secure Hash Algorithm
|
Original
|
PDF
|
DS2703
DS2703
64-bit
160-bit
thermistor 7 rom
DS2703U
J-STD-020A
thermistor 8d 20
circuit diagram of secret code lock
|
67452301h
Abstract: No abstract text available
Text: DS2703 SHA-1 Battery Pack Authentication IC www.maxim-ic.com GENERAL DESCRIPTION The DS2703 provides a robust cryptographic solution to ensure the authenticity of Li-Ion battery packs for cell phone, PDA, and portable computing devices. The DS2703 employs the Secure Hash Algorithm
|
Original
|
PDF
|
DS2703
DS2703
64-bit
160-bit
67452301h
|
Untitled
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET Rev 2; 11/09 1Kb I2C/SMBus EEPROM with SHA-1 Engine The DS28CN01 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the Federal Information Publications FIPS 180-1/180-2 and ISO/IEC 10118-3 Secure Hash
|
Original
|
PDF
|
DS28CN01
32-byte
64-bit
DS28CN01
|
ds28e02p
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET 219-0008; Rev 1; 3/12 1-Wire SHA-1 Authenticated 1Kb EEPROM with 1.8V Operation The DS28E02 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the FIPS 180-3 Secure Hash Algorithm SHA-1 . The 1024-bit EEPROM array is configured as
|
Original
|
PDF
|
DS28E02
1024-bit
64-bit
ds28e02p
|
121KB
Abstract: DS28E01P-100 ds28e01
Text: ABRIDGED DATA SHEET Rev 7; 3/12 1Kb Protected 1-Wire EEPROM with SHA-1 Engine The DS28E01-100 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the ISO/IEC 10118-3 Secure Hash Algorithm SHA-1 . The 1024-bit EEPROM array is configured as four pages of 256 bits with a 64-bit scratchpad to perform write operations. All memory pages can
|
Original
|
PDF
|
DS28E01-100
1024-bit
64-bit
DS28E01100
121KB
DS28E01P-100
ds28e01
|
secret
Abstract: APP1099 AN1099 DS1961S DS1963S DS2432 DS28E01-100 electronic tokens
Text: Maxim > App Notes > 1-Wire Devices Keywords: glossary, SHA, SHA-1, DS1963S, DS1961S, DS2432, authenticate, authentication, binding data, challenge, response, coprocessor, debit, credit, ecash, eCertificate, emulate, entropy, hash, signature, secret, MAC, hash, password, PIN, passphrase, pseudor
|
Original
|
PDF
|
DS1963S,
DS1961S,
DS2432,
DS28E01-100)
com/an1099
DS1961S:
DS1963S:
secret
APP1099
AN1099
DS1961S
DS1963S
DS2432
DS28E01-100
electronic tokens
|