Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SIO CHIP Search Results

    SIO CHIP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    GCM188D70E226ME36D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    GRM022C71A472KE19L Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM033C81A224KE01W Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155D70G475ME15D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd
    GRM155R61J334KE01D Murata Manufacturing Co Ltd Chip Multilayer Ceramic Capacitors for General Purpose Visit Murata Manufacturing Co Ltd

    SIO CHIP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    INS8250

    Abstract: No abstract text available
    Text: SIO-DLL Serial I/O DLL User Manual SIO-DLL User Manual Document Part N° Document Reference Document Issue Level 0127-0178 SIO-DLL\.\0127-0178.Doc 1.3 Manual covers software version 1 All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or


    Original     		PDF RS232 RS422 RS485 RS485 INS8250

    NS16450N

    Abstract: intel 8250 amstrad RS232 mouse diagram serial adapter cards for IBM PC asyst rs232 R232 notebook led display pinout WS4000
    Text: SIO-2 2 Channel Serial Communications Board User Manual SIO-2 User Manual Document Part N° Document Reference Document Issue Level 0127-0001 0127-0001.Doc 0.6 Manual covers PCBs identified SIO-2 Rev. C All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or


    Original     		PDF

    LPT port male D-type

    Abstract: JP24 mouse driver CONNECTOR 8 PIN Round rs485 25-WAY computer mouse circuit diagram
    Text: SIO-4d Multi-Channel Serial Communications Board User Manual SIO-4d User Manual Document Part N° Document Reference Document Issue Level 127-169 SIO-4d\.\127-169.DOC 1.2 Manual covers PCBs identified KFS-10 Rev. C All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or


    Original     		PDF KFS-10 LPT port male D-type JP24 mouse driver CONNECTOR 8 PIN Round rs485 25-WAY computer mouse circuit diagram

    rx 05f

    Abstract: LPT port male D-type rs485 serial card datasheet JP24 D type 25 Way plug 25 Way D-Type Socket
    Text: SIO-4d Multi-Channel Serial Communications Board User Manual SIO-4d User Manual Document Part N° Document Reference Document Issue Level 0127-0169 SIO-4d\.\0127-0169.doc 1.2 Manual covers PCBs identified KFS-10 Rev. C All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or


    Original     		PDF KFS-10 rx 05f LPT port male D-type rs485 serial card datasheet JP24 D type 25 Way plug 25 Way D-Type Socket

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-07162 Spec Title: CY7C1393CV18, CY7C1394CV18 18-MBIT DDR II SIO SRAM 2-WORD BURST ARCHITECTURE Sunset Owner: Jayasree Nayar NJY Replaced by: NONE CY7C1393CV18 CY7C1394CV18 18-Mbit DDR II SIO SRAM 2-Word Burst Architecture


    Original     		PDF CY7C1393CV18, CY7C1394CV18 18-MBIT CY7C1393CV18 CY7C1394CV18

    Untitled

    Abstract: No abstract text available
    Text: K7J643682M K7J641882M Preliminary 2Mx36 & 4Mx18 DDR II SIO b2 SRAM Document Title 2Mx36-bit, 4Mx18-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Mar. 9, 2003 Advance 0.1 1. Correct the JTAG ID register definition


    Original     		PDF K7J643682M K7J641882M 2Mx36 4Mx18 2Mx36-bit, 4Mx18-bit

    AN5062

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-44698 Spec Title: CY7C1393JV18 CY7C1394JV18, 18 MBIT DDR II SIO SRAM TWO WORD BURST ARCHITECTURE Sunset Owner: N Vijay Kumar VKN Replaced by: None CY7C1393JV18 CY7C1394JV18 18 Mbit DDR II SIO SRAM Two Word Burst Architecture


    Original     		PDF CY7C1393JV18 CY7C1394JV18, CY7C1394JV18 CY7C1393JV18, CY7C1394JV18 AN5062

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-06981 Spec Title: CY7C1523AV18/CY7C1524AV18, 72-MBIT DDR II SIO SRAM 2-WORD BURST ARCHITECTURE Sunset Owner: Jayasree Nayar NJY Replaced by: None CY7C1523AV18 CY7C1524AV18 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture


    Original     		PDF CY7C1523AV18/CY7C1524AV18, 72-MBIT CY7C1523AV18 CY7C1524AV18 CY7C1524AV18

    Untitled

    Abstract: No abstract text available
    Text: K7J643682M K7J641882M Preliminary 2Mx36 & 4Mx18 DDR II SIO b2 SRAM Document Title 2Mx36-bit, 4Mx18-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Mar. 9, 2003 Advance 0.1 1. Correct the JTAG ID register definition


    Original     		PDF K7J643682M K7J641882M 2Mx36 4Mx18 2Mx36-bit, 4Mx18-bit

    K7J321882M

    Abstract: K7J321882M-FC16 K7J321882M-FC20 K7J321882M-FC25 K7J323682M K7J323682M-FC16 K7J323682M-FC20 K7J323682M-FC25
    Text: K7J323682M K7J321882M K7J320882M Preliminary 1Mx36 & 2Mx18 & 4Mx8 DDR II SIO b2 SRAM Document Title 1Mx36-bit, 2Mx18-bit, 4Mx8-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. July, 15 200 1 Advance 0.1 1. 2. 3. 4.


    Original     		PDF K7J323682M K7J321882M K7J320882M 1Mx36 2Mx18 1Mx36-bit, 2Mx18-bit, K7J321882M K7J321882M-FC16 K7J321882M-FC20 K7J321882M-FC25 K7J323682M K7J323682M-FC16 K7J323682M-FC20 K7J323682M-FC25

    16c550

    Abstract: rs485 RS485 rs232 UART windows
    Text: ACQUISITION CARDS SIO-2 DATA 2 Channel Serial Communications Card The SIO-2 card allows serial communications between computers, printers, plotters, screen, PID controllers, instruments and any other device with a serial interface. 2 serial channels Link selectable RS232, RS422, RS485 or 20mA loop


    Original     		PDF RS232, RS422, RS485 16C550 RS232 RS485, 150mA 107mm RS485 rs232 UART windows

    K7J161882B

    Abstract: K7J161882B-FC20 K7J161882B-FC25 K7J161882B-FC30 K7J163682B K7J163682B-FC16 K7J163682B-FC20 K7J163682B-FC25 K7J163682B-FC30
    Text: K7J163682B K7J161882B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM Document Title 512Kx36-bit, 1Mx18-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Dec. 16, 2002 Advance 0.1 1. Change the JTAG Block diagram Dec. 26, 2002 Preliminary


    Original     		PDF K7J163682B K7J161882B 512Kx36 1Mx18 512Kx36-bit, 1Mx18-bit 165FBGA K7J161882B K7J161882B-FC20 K7J161882B-FC25 K7J161882B-FC30 K7J163682B K7J163682B-FC16 K7J163682B-FC20 K7J163682B-FC25 K7J163682B-FC30

    D0-35

    Abstract: K7J161882B K7J161882B-FC16 K7J161882B-FC20 K7J161882B-FC25 K7J163682B K7J163682B-FC16 K7J163682B-FC20 K7J163682B-FC25
    Text: K7J163682B K7J161882B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM Document Title 512Kx36-bit, 1Mx18-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Dec. 16, 2002 Advance 0.1 1. Change the JTAG Block diagram Dec. 26, 2002 Preliminary


    Original     		PDF K7J163682B K7J161882B 512Kx36 1Mx18 512Kx36-bit, 1Mx18-bit 165FBGA D0-35 K7J161882B K7J161882B-FC16 K7J161882B-FC20 K7J161882B-FC25 K7J163682B K7J163682B-FC16 K7J163682B-FC20 K7J163682B-FC25

    Untitled

    Abstract: No abstract text available
    Text: K7J323682M K7J321882M K7J320882M Preliminary 1Mx36 & 2Mx18 & 4Mx8 DDR II SIO b2 SRAM Document Title 1Mx36-bit, 2Mx18-bit, 4Mx8-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. July, 15 200 1 Advance 0.1 1. 2. 3. 4.


    Original     		PDF K7J323682M K7J321882M K7J320882M 1Mx36 2Mx18 1Mx36-bit, 2Mx18-bit,

    Untitled

    Abstract: No abstract text available
    Text: CY7C1523KV18 72-Mbit DDR II SIO SRAM Two-Word Burst Architecture 72-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations • 72-Mbit density 4 M x 18 CY7C1523KV18 – 4 M × 18 ■ 250 MHz clock for high bandwidth Functional Description


    Original     		PDF CY7C1523KV18 72-Mbit

    Untitled

    Abstract: No abstract text available
    Text: CY7C1623KV18 144-Mbit DDR-II SIO SRAM Two-Word Burst Architecture 144-Mbit DDR-II SIO SRAM Two-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18 CY7C1623KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth Functional Description


    Original     		PDF CY7C1623KV18 144-Mbit

    AC power SAVING CIRCUIT DIAGRAM

    Abstract: CY7C1623KV18 3M Touch Systems
    Text: CY7C1623KV18 144-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 144-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18 CY7C1623KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth Functional Description


    Original     		PDF CY7C1623KV18 144-Mbit AC power SAVING CIRCUIT DIAGRAM CY7C1623KV18 3M Touch Systems

    K7J641882M

    Abstract: K7J641882M-FC25 K7J641882M-FC30 K7J643682M K7J643682M-FC16 K7J643682M-FC20 K7J643682M-FC25 K7J643682M-FC30
    Text: K7J643682M K7J641882M K7J640882M Preliminary 2Mx36 & 4Mx18 & 8Mx8 DDR II SIO b2 SRAM Document Title 2Mx36-bit, 4Mx18-bit, 8Mx8-bit DDR II SIO b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Mar. 9, 2003 Advance 0.1 1. Correct the JTAG ID register definition


    Original     		PDF K7J643682M K7J641882M K7J640882M 2Mx36 4Mx18 2Mx36-bit, 4Mx18-bit, K7J641882M K7J641882M-FC25 K7J641882M-FC30 K7J643682M K7J643682M-FC16 K7J643682M-FC20 K7J643682M-FC25 K7J643682M-FC30

    marking WR6

    Abstract: 43AF-6 SIO129 TMPZ84C40 TMPZ84C43AF-6 42AP-8 IN SDLC PROTOCOL ssop40 TMPZ84C40AM-6 TMPZ84C44AT-6
    Text: TOSHIBA TMPZ84C40A/41A/42A/43A/44A TMPZ84C40AP-6 / 41AP-6 / 42AP-6 / 43AF-6 / 44AT-6 TMPZ84C40AM-6 / 41 AM-6 / 42AM-6 TMPZ84C40AP-8 / 41AP-8 / 42AP-8 TLCS-Z80 SIO: SERIAL INPUT/OUTPUT CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C40A SIO/O , TMPZ84C41A (SIO/1), TMPZ84C42A (SIO/2),


    OCR Scan     		PDF TMPZ84C40A/41A/42A/43 TMPZ84C40AP-6 41AP-6 42AP-6 43AF-6 44AT-6 TMPZ84C40AM-6 41AM-6 42AM-6 TMPZ84C40AP-8 marking WR6 SIO129 TMPZ84C40 TMPZ84C43AF-6 42AP-8 IN SDLC PROTOCOL ssop40 TMPZ84C44AT-6

    TMPZ84

    Abstract: TMPZ84C40
    Text: TO SH IBA TMPZ84C40A/41A/42A/43A/44A TMPZ84C40AP-6 / 41AP-6 / 42AP-6 / 43AF-6 / 44AT-6 TMPZ84C40AM-6 /41AM-6 / 42AM-6 TMPZ84C40AP-8 / 41AP-8 / 42AP-8 TLCS-Z80 SIO: SERIAL INPUT/OUTPUT CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C40A SIO/O , TMPZ84C41A (SIO/1), TMPZ84C42A (SIO/2),


    OCR Scan     		PDF TMPZ84C40A/41A/42A/43A/44A TMPZ84C40AP-6 41AP-6 42AP-6 43AF-6 44AT-6 TMPZ84C40AM-6 /41AM-6 42AM-6 TMPZ84C40AP-8 TMPZ84 TMPZ84C40

    z80b sio

    Abstract: z80 sio LH0084A Z80b sharp z80 Z80SIO sharp lh0084A Z80A z80a-sio Z80ASIO-2
    Text: Z80 SIO Serial Input/Output Controller L H 0084/5/6 /7 LH0084/LH0085 LH0086/LH0087 • Description Z80 SIO Serial Input/Output Controller I The L H 0 0 8 4 /8 5 /8 6 /8 7 , Z80 SIO Z80 SIO for short below is a dual-channel m ulti-function peripheral component designed to satisfy a wide


    OCR Scan     		PDF LH0084/5/6/7 LH0084/LH0085 LH0086/LH0087 LH0084/85/86/87, z80b sio z80 sio LH0084A Z80b sharp z80 Z80SIO sharp lh0084A Z80A z80a-sio Z80ASIO-2

    marking WR6

    Abstract: No abstract text available
    Text: T O S H IB A T M PZ84C40 A/41 A/42 A/43A/44A TMPZ84C40AP-6 / 41AP-6 / 42AP-6 / 43AF-6 / 44AT-6 TMPZ84C40AM-6 / 41 AM-6 / 42AM-6 TMPZ84C40AP-8 / 41AP-8 / 42AP-8 TLCS-Z80 SIO: SERIAL INPUT/OUTPUT CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C40A SIO/O , TMPZ84C41A (SIO/1), TMPZ84C42A (SIO/2),


    OCR Scan     		PDF PZ84C40 /43A/44A TMPZ84C40AP-6 41AP-6 42AP-6 43AF-6 44AT-6 TMPZ84C40AM-6 42AM-6 TMPZ84C40AP-8 marking WR6

    z80 qfp 80 pin

    Abstract: 84 pin cpu Z80CPU
    Text: B lo ck 84COO CPU D iagram SIO Power Down CTC CTC CGC P10 PIO SIO WDT SIO CSC WDT PIA Z80CPU CTC Z80CPU P art Num ber Z84C01 ZS4C90 Z84013/Z84C13 D escriptio n Z80 CPU with Clock Generalor/Clock Killer I/O Three Z80® Peripherals Intelligent Peripheral Controller


    OCR Scan     		PDF 84COO Z80CPU Z84C01 ZS4C90 Z84013/Z84C13 Z84013 Z84C13 Z84015/Z84C15 Z84015 z80 qfp 80 pin 84 pin cpu Z80CPU

    LH0084A

    Abstract: Z80A-SIO sharp z80 Z80A SIO z80 sio z80b Z808 Z80A z80b sio sharp lh0084A
    Text: L H 0 0 8 4 /5 /6 /7 Z80 SIO Serial Input/Output Controller LH0084/LH0085 LH0086/LH0087 • Description Z80 SIO Serial Input/Output Controller Pin Connections I T he L H 0 0 8 4 / 8 5 / 8 6 / 8 7 , Z 8 0 SIO Z 80 SIO for s h o r t b e lo w is a d u a l-c h a n n e l m u lti-fu n c tio n


    OCR Scan     		PDF LH0084/5/6/7 LH0084/LH0085 LH0086/LH0087 LH0084/85/86/87, LH0084A Z80A-SIO sharp z80 Z80A SIO z80 sio z80b Z808 Z80A z80b sio sharp lh0084A