Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SLO-SYN 400 BE Search Results

    SLO-SYN 400 BE Result Highlights (4)

    Part ECAD Model Manufacturer Description Download Buy
    DC965A Analog Devices LTC3835EGN - Low Iq, 36Vin Syn Visit Analog Devices Buy
    AD9548BCPZ Analog Devices 8-Inpuyt, 5-Output Clock syn w Visit Analog Devices Buy
    AD9548BCPZ-REEL7 Analog Devices 8-Inpuyt, 5-Output Clock syn w Visit Analog Devices Buy
    DC2822A Analog Devices LT8618 Demo Kit, 65V/100mA Syn Visit Analog Devices Buy

    SLO-SYN 400 BE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: O K I semiconductor MSM6 8 1 4 ¿¿-Law MSM6 8 1 5 (A-Law) SINGLE CHIP COMBO CODEC WITH TIME SLOT ASSIGNMENT GENERAL DESCRIPTION The M S M 6 8 1 4 and M S M 6 8 1 5 are single ch ip C O M B O CODEC w ith tim e slo t assignm ent (TACODEC) w hich are fa b rica te d by O K I’s low pow er co n sum ption CM O S silico n gate technology.


    OCR Scan
    PDF IV-C-67 MSM6814/15 IV-C-68

    Untitled

    Abstract: No abstract text available
    Text: semiconductor MSM6814 /-Law MSM6815 (A-Law) SINGLE CHIP CODEC WITH TIME SLOT ASSIGNMENT GENERAL DESCRIPTION The M S M 6 8 1 4 and M S M 6 8 1 5 are single ch ip CODEC w ith tim e slot assig n m e n t (TACODEC) w h ich are fa b ric a te d by O k i's low pow er con su m p tio n CM O S silico n gate technology.


    OCR Scan
    PDF MSM6814 MSM6815 CODEC-MSM6814/15 MSM6814/15

    SL100 H PARAMETERS

    Abstract: ci 4018 s0151 SL100 pin diagram ci 4018 datasheet sl100 circuit diagram 2242R2C S111 TMC2242 MARKING S04
    Text: TMC2242 T iT n Half-Band Interpolating/Decimating Digital Filter 12 Bits, 40MHz The TMC2242 is a fixed-coefficient, linear-phase half-band low-pass digital filter VLSI circuit which can also be used to halve or double a digital signal's sample rate. When


    OCR Scan
    PDF TMC2242 40MHz TMC2242 2242R2C1 SL100 H PARAMETERS ci 4018 s0151 SL100 pin diagram ci 4018 datasheet sl100 circuit diagram 2242R2C S111 MARKING S04

    Untitled

    Abstract: No abstract text available
    Text: n |_ J n m IN T E G R A T E D C IR C U IT S UC1875/6/7/8 UC2875/6/7/8 UC3875/6/7/8 U N IT R Q D E Phase Shift Resonant Controller FEATURES DESCRIPTION • Zero to 100% Duty Cycle Control The UC1875 family of integrated circuits implements control of a bridge power stage by phase-shifting the


    OCR Scan
    PDF UC1875/6/7/8 UC2875/6/7/8 UC3875/6/7/8 UC1875 UC1875.

    Untitled

    Abstract: No abstract text available
    Text: = LF2242 12/16-bit Half-Band Interpolating/ Decimating Digital Filter DivicislNcoRPORATED DESCRIPTION FEATURES □ 66 M H z Clock Rate □ Passband 0 to 0.22/ s Ripple: ±0.02 dB □ Stopband (0.28/s to 0.5/s) Rejection: 59.4 dB □ U ser-Selectable 2:1 D ecim ation or


    OCR Scan
    PDF LF2242 12/16-bit 12-bit 16-bit TMC2242 44-pin LF2242 LF2242JC33 LF2242JC25 LF2242JC15

    Untitled

    Abstract: No abstract text available
    Text: löwprößle t 2l COMPATIBLE GATED SOUARE WAVE GENERATOR # phase. T^L input and outputs Output w avetrain can be started in sync w ith W hen enable in p u t re tu rn s to high, O U T 2 is fo rc e d lo w im m e d ia te ly and OUT-| is fo rc e d high o n e -h a lf cycle later. N ote:


    OCR Scan
    PDF 14-pin

    Untitled

    Abstract: No abstract text available
    Text: H IN T E G R A T E D ! C IR C U IT 8 y UC1875/6/7/8 UC2875/6/7/8 UC3875/6/7/8 U N IT R O D E Phase Shift Resonant Controller FEATURES DESCRIPTION • Zero to 100% Duty Cycle Control The UC1875 family of integrated circuits implements control of a bridge power stage by phase-shifting the


    OCR Scan
    PDF 50fjA UC1875/6/7/8 UC2875/6/7/8 UC3875/6/7/8 UC1875 UC1875.

    Untitled

    Abstract: No abstract text available
    Text: T R I 7 Q Q U £ I N T S E M I C O N D U C T O R , I N C t G A 1086 Figure 1. Block D iag ram FBIN S1 C LK SO NC NC GND 11-Output Clock Buffer Features TriQ u in t’s G A 1 0 8 6 operates from 30 MHz to 67 MHz. T h is T T L -le v e l clock buffer chip su ppo rts the tight tim ing requ irem en ts of high-p erform ance


    OCR Scan
    PDF GA1086

    Untitled

    Abstract: No abstract text available
    Text: / = T SGS-THOMSON ^ 7 # « [ü ffl[| œ [llL [iC T ffi[ü O O © i L 6 2 6 0 4.5 - 5.5V DISK DRIVER SPINDLE & VCM, POWER & CONTROL COMBO’S GENERAL • 5V OPERATION. ‘ REGISTER BASED ARCHI­ TECTURE ■ MINIMUM EXTERNAL COMPONENTS ■ SLEEP AND IDLE MODES FOR LOW


    OCR Scan
    PDF L6260 300mA TQFP64

    PC intel 945 MOTHERBOARD schematic

    Abstract: intel 945 motherboard schematic diagram 6lp45 4352h c4297 5903h PC intel 945 MOTHERBOARD CIRCUIT diagram
    Text: CS4297 A dvan ced P roduct D am book CIRRUS LOGIC FEATURES • AC’9 7 1.03 Compatible ■ industry Leading Mixed Signal Technology CrystalClear SoundFusion ™ Audio Codec ’97 ■ 18-bit stereo full-duplex Codec with fixed 48 kHz sampling rate ■ Four analog line-level stereo inputs for connec­


    OCR Scan
    PDF CS4297 18-bit multimediaDS242F4 CS4297 MS026 DS242F4 PC intel 945 MOTHERBOARD schematic intel 945 motherboard schematic diagram 6lp45 4352h c4297 5903h PC intel 945 MOTHERBOARD CIRCUIT diagram

    sg3625a

    Abstract: application notes sg2525a SG3525A application note SG3527A application note SG2526A SG352SA 3527am
    Text: LINEAR INTEGRATED CIRCUITS TYPES SG1525A, SG1527A, SG2525A, SG2527A, SG3525A, SG3527A PULSE-WIDTH MODULATION CONTROLLERS 02 8 0 6 , SEPTEM BER 1983 • Complete PWM Power Control Circuitry • 8-Volt to 35-Volt Operation • 5.1-Volt Reference Trimmed to ± 1 %


    OCR Scan
    PDF SG1525A, SG1527A, SG2525A, SG2527A, SG3525A, SG3527A 35-Volt 525A/SG1527A sg3625a application notes sg2525a SG3525A application note SG3527A application note SG2526A SG352SA 3527am

    Untitled

    Abstract: No abstract text available
    Text: 00C3 S D C -6 3 0 /6 3 2 /6 3 4 * ILC DATA DEVICE CORPORATION«. 10, 12 OR 1 4 BIT S / D OR R / D CONVERTER Low Profile; Internal Transform ers FEATURES • STANDARD LOW PROFILE CONVERTERS WITH OPTIONAL VELOCITY OUTPUT See New Lower Cost SDC-630/632/634 A/ST


    OCR Scan
    PDF SDC-630/632/634

    Untitled

    Abstract: No abstract text available
    Text: LF2242 DEVICES INCORPORATED FEATURES □ 40 M H z Clock Rate □ Passband 0 to 0.22Fg Ripple: ±0.02 dB □ Stopband (0.28Fs to 0.5Fs) Rejection: 59.4 dB □ User-Selectable 2:1 Decimation or 1:2 Interpolation □ 12-bit Tw o's Com plem ent Input and 16-bit Output with UserSelectable Rounding to 9 through


    OCR Scan
    PDF LF2242 12-bit 16-bit TMC2242 44-pin 12/16-bit LF2242

    PWR-SMP260WTC

    Abstract: PWR-SMP260 smp260wtc schematic diagram ac voltage regulator adjustable regulated power supply unit power integrations Application Note an-11 pi-662-021492 byv960 circuit diagram for automatic voltage regulator POWER INTEGRATIONS dual flyback converter
    Text: PWR-SMP260 PWM Power Supply 1C 85-265 VAC Input Isolated, Regulated DC Output POWER INTEGRATIONS, INC. Product Highlights Integrated Power Switch and CMOS Controller • • • O utput pow er up to 6 0 W from rectified 220/240 VAC input, 30 W from universal 85 to 265 VAC input


    OCR Scan
    PDF PWR-SMP260 PWR-SMP260WTC PWR-SMP260 smp260wtc schematic diagram ac voltage regulator adjustable regulated power supply unit power integrations Application Note an-11 pi-662-021492 byv960 circuit diagram for automatic voltage regulator POWER INTEGRATIONS dual flyback converter

    MOC3050

    Abstract: No abstract text available
    Text: MOTOROLA O rder this docum ent by M QC3051/D SEMICONDUCTOR TECHNICAL DATA TO VDE UL CSA SETI ® SEMKO DEMKO NEMKO BABT MOC3051 MOC3052* [IFT = 15 m A Max] G lo b a l O p to is o la t o r 6-Pin DIP Random-Phase Optoisolators Triac Drivers [IFT = 10 m A Max]


    OCR Scan
    PDF QC3051/D MOC3051 MOC3052* C3051 MOC3Q51/D MOC3051/D MOC3050

    115v 400Hz resolver

    Abstract: HSDC-8916 cem wax a HSDC-8915 26v 400Hz synchro to digital converter ddc synchro amplifier transformer schematic marking code t1a schematic diagram for ac line voltage conditioner TLBI 1N6068A
    Text: BGB HSDC-8915 MONOBRID SERIES ILC DATA DEVICE CORPO RATIO N_ 14 BIT MONOLITHIC HYBRID S/D AND R/D TRACKING CONVERTERS FEA TURES • 10, RPS TR A C K IN G DESC RIPTIO N The H S D C -8 915 M o n o b r id Series is isolation w ith external transform ers.


    OCR Scan
    PDF HSDC-8915 14-bit 115v 400Hz resolver HSDC-8916 cem wax a 26v 400Hz synchro to digital converter ddc synchro amplifier transformer schematic marking code t1a schematic diagram for ac line voltage conditioner TLBI 1N6068A

    SS126

    Abstract: No abstract text available
    Text: à a â r * % CS5124/6 m - CS5124/6 High Performance, Integrated Current Mode PWM Controllers D escription The C S 5124/6 is a fixed frequency current mode controller designed specifically for DC-DC converters found in die telecommunications industry. The C S5124/6 integrates


    OCR Scan
    PDF CS5124/6 CS5124/6 S5124/6 CS5124 400kH 195mV S5126 200kH 335mV SS126

    741S373

    Abstract: 74LSOO power control F9444 F9445-based F9445-16DMQB ltiu F9444 power control F9444 F9445
    Text: F9445 16-Bit Bipolar Microprocessor FAIRCHILD A S chlum berger C om pany M ic ro p ro c e s s o r P ro d u cts Pin Functions Description The F9445 is a 16-bit m ic ro p ro c e s s o r im p le m e n te d using F a irc h ild ’s Is o p la n a r Integra ted In je c tio n L o g ic l3L"


    OCR Scan
    PDF F9445 16-Bit F9444 40-Pin IB13C 1B11C 741S373 74LSOO power control F9444 F9445-based F9445-16DMQB ltiu F9444 power control

    Untitled

    Abstract: No abstract text available
    Text: □ 0 0 S D C - 1 4 5 3 1 ILC DATA DEVICE CORPORATION«_ _ ffl PROGRAMMABLE SYNCHRO/RESOLVER TO DIGITAL CONVERTER FEATURES DESCRIPTION Converter Busy C B output and/or the Inhibit (IN H ) input. The SDC-14531 is a low-cost, highre lia b ility, programmable synchro/


    OCR Scan
    PDF SDC-14531 14-bit 16-bit 36-pin

    CS5322

    Abstract: No abstract text available
    Text: m m m CS5322 CS5323 ^ Semiconductor Corporation 24-Bit Variable Bandwidth A/D Converter General Description Features The CS5323 analog modulator and the CS5322 digital filter function together as a unique high resolution A/D converter intended for geophysical and other applica­


    OCR Scan
    PDF 130dB 120dB 4096X 100mW CS5322 CS5323 CS5323 CS5323/CS5322 DS70F1

    SCC66470

    Abstract: memory colour setting in LG TV STM 160-30 ma4r SOT220 SCC66470CAB SO-64 Dual Port V-RAM LG coprocessor BC 560 philips
    Text: OCT 2S >«• S C C 66470/03 J v _ i INTEGRATED CIRCUITS VIDEO AN D SYSTEM CONTROLLER O F EATU R ES G E N E R A L D E S C R IP T IO N • • • • • • • • • • • • • • • • • • • • The S C C 66470 is a C M O S V ideo and S ystem C o n tro lle r VSC ,


    OCR Scan
    PDF SCC66470/03 680XX 16-bit 120-pin SCC66470 memory colour setting in LG TV STM 160-30 ma4r SOT220 SCC66470CAB SO-64 Dual Port V-RAM LG coprocessor BC 560 philips

    HT 8870

    Abstract: MH89790 MB601 MT8952 MT8979 MT8980 siemens N30 m33 ferrite AMI siemens
    Text: MITEL* MH89790 CEPT PCM 30/CRC-4 Framer & Interface ST-BUS" FAM ILY Preliminary Information 9 1 6 T -0 0 2 -0 8 0 -N A Features Com plete primary rate 2048 kbit/s CEPT transceiver with CRC-4 option. Selectable HDB3 or A M I line code. Tx and Rx fram e and multiframe


    OCR Scan
    PDF MH89790 30/CRC-4 916T-002-080-NA 32/isec 1to15 HT 8870 MB601 MT8952 MT8979 MT8980 siemens N30 m33 ferrite AMI siemens

    MARKING CODE SMD JW

    Abstract: TXC CXO A51AC isdn modem 2S34 chmn m1p7 SAB-R3000
    Text: SIEMENS AKTIEN6ESELLSCHAF 47E D • ô53St.0S QQBbbSa Ô m S l E ú SAB 82532 1 INTRODUCTION The Enhanced Serial Communication Controller ESCC2 SAB 82532 is a data communication device with two symmetrical serial channels. It has been designed to implement high-speed com­


    OCR Scan
    PDF T-75-37-07 235b05 82532N-TS PL-CC-68 MARKING CODE SMD JW TXC CXO A51AC isdn modem 2S34 chmn m1p7 SAB-R3000

    64 CERAMIC LEADLESS CHIP CARRIER LCC

    Abstract: PD3024
    Text: AmPAL*10H20EV8/AmPAL10020EV8 IMOX-III ECL Programmable Array Logic PRELIMINARY • • • • • High-performance tpo = 6 ns, fMAX - 125 MHz Eight user-programmable output logic m acrocells for registered or combinatorial operation A latched version of the d evice is available a s AmP A L1 0 H 2 0 E G 8 or A m P A L I 0 0 2 0 EG 8 se e AMD Publica­


    OCR Scan
    PDF 10H20EV8/AmPAL10020EV8 Am-PAL10H20EG8 0020EG8 6545A) ZL30A AmPAL10H20EV8/AtnPAL10020EV8 64 CERAMIC LEADLESS CHIP CARRIER LCC PD3024