TM8SK64JPU
Abstract: TMS664814
Text: TM8SK64JPU 8ā388ā608 BY 64ĆBIT SYNCHRONOUS DYNAMIC RAM MODULE Ċ SODIMM SMMS690B − AUGUST 1997 − REVISED FEBRUARY 1998 D Organization: D D D D D D D D Read Latencies 2 and 3 Supported D Support Burst-Interleave and − TM8SK64JPU . . . 8 388 608 x 64 Bits
|
Original
|
PDF
|
TM8SK64JPU
64BIT
SMMS690B
TM8SK64JPU
66-MHz
144-Pin
64M-Bit
8SK64JPU-10
TMS664814
|
TM8SK64JPU
Abstract: TMS664814
Text: TM8SK64JPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE — SODIMM SMMS690B – AUGUST 1997 – REVISED FEBRUARY 1998 D D D D D D D D D D Organization: – TM8SK64JPU . . . 8 388 608 x 64 Bits Single 3.3-V Power Supply ±10% Tolerance Designed for 66-MHz 4-Clock Systems
|
Original
|
PDF
|
TM8SK64JPU
64-BIT
SMMS690B
TM8SK64JPU
66-MHz
144-Pin
64M-Bit
8SK64JPU-10
TMS664814
|
Untitled
Abstract: No abstract text available
Text: TM8SK64JPU 8388608 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE - SODIMM S M M S 690B -A U G U S T 1997-R E V IS E D FEBRUARY 1998 • Organization: - TM8SK64JPU Read Latencies 2 and 3 Supported . 8 388 608 x 64 Bits Support Burst-lnterleave and B urst-lnterrupt Operations
|
OCR Scan
|
PDF
|
TM8SK64JPU
64-BIT
1997-R
TM8SK64JPU
66-MHz
144-Pin
64M-Bit
|