Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407G – APRIL 1998 – REVISED OCTOBER 2002 19 3 18 4 17 5 6 16 15 7 14 8 13 9 12 10 11 VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q LE 1Q 1D 2D 2Q 3Q 3D 4D 4Q 20 1D 1Q OE VCC 8Q 1 SN54LV373A . . . FK PACKAGE
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407G
000-V
A114-A)
A115-A)
SN54LV373A
SN74LV373APWR
SN74LV373ARGYR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407G – APRIL 1998 – REVISED OCTOBER 2002 19 3 18 4 17 5 6 16 15 7 14 8 13 9 12 10 11 VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q LE 1Q 1D 2D 2Q 3Q 3D 4D 4Q 20 1D 1Q OE VCC 8Q 1 SN54LV373A . . . FK PACKAGE
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407G
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS196C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
|
PDF
|
lv373
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
lv373
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
SN54LV373A
Abstract: SN74LV373A A115-A C101
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407I − APRIL 1998 − REVISED DECEMBER 2004 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407I
SN54LV373A
SN74LV373A
A115-A
C101
|
PDF
|
SN54LV373
Abstract: SN74LV373 2811Q
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
SN54LV373
SN54LV373
SN74LV373
2811Q
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
|
PDF
|
SN74LV373
Abstract: SN54LV373
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
SN54LV373
SN74LV373
SN54LV373
|
PDF
|
A115-A
Abstract: C101 SN54LV373A SN74LV373A
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
A115-A
C101
SN54LV373A
SN74LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407B – APRIL 1998 – REVISED MAY 2000 D D D D D D description The ’LV373A devices are octal transparent D-type latches designed for 2-V to 5.5-V VCC operation. SN54LV373A . . . J OR W PACKAGE
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407B
MIL-STD-883,
SN74LV373ADBR
SN74LV373ADGVR
SN74LV373ADW
SN74LV373ADWR
SN74LV373APWR
SCEM141,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
|
PDF
|
|
SN54LV373A
Abstract: SN74LV373A
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407B – APRIL 1998 – REVISED MAY 2000 D D D D D D description The ’LV373A devices are octal transparent D-type latches designed for 2-V to 5.5-V VCC operation. SN54LV373A . . . J OR W PACKAGE
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407B
LV373A
SN54LV373A
SN54LV373A
SN74LV373A
|
PDF
|
LV373A
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407D – APRIL 1998 – REVISED AUGUST 2001 D D D D D SN54LV373A . . . J OR W PACKAGE SN74LV373A . . . DB, DGV, DW, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407D
000-V
A114-A)
A115-A)
SN54LV373A
SN74LV373A
LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS407A – APRIL 1998 – REVISED JUNE 1998 D D D D D CMOS Process Typical VOLP Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot) > 2 V at VCC, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407A
MIL-STD-883,
SN54LV373A
SN74LV373A
|
PDF
|
A115-A
Abstract: C101 SN54LV373A SN74LV373A
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
A115-A
C101
SN54LV373A
SN74LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV373A, SN74LV373A OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS407J − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN54LV373A,
SN74LV373A
SCLS407J
000-V
A114-A)
A115-A)
SN54LV373A
|
PDF
|
54LV373
Abstract: No abstract text available
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS _SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996 EPIC Enhanced-Performance Implanted CMOS 2-\i Process SN54LV373 . . . J OR W PACKAGE SN74LV373. . . DB, DW, OR PW PACKAGE
|
OCR Scan
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mll
54LV373
|
PDF
|