EPCS128
Abstract: EPCS16 EPCS 16 soic EPCS64 EPCS4
Text: Pin Information for Serial Configuration Device EPCS1, EPCS4, EPCS16, EPCS64, EPCS128 Version 1.2 DATA Pin Number in 8Pin Number in 16-Pin Pin Type Pin SOIC SOIC Package Package 2 8 Output ASDI 5 15 Input nCS 1 7 Input DCLK 6 16 Input Vcc GND NC 3,7,8 4
|
Original
|
PDF
|
EPCS16,
EPCS64,
EPCS128)
16-Pin
EPCS16.
EPCS128
16-pin
EPCS16
EPCS 16 soic
EPCS64
EPCS4
|
AD8561
Abstract: AD8564 MAX901 MS-012-AC N-16 R-16 AD8564AN
Text: Quad 7 ns Single Supply Comparator AD8564 5 V single-supply operation 7 ns propagation delay Low power Separate input and output sections TTL/CMOS logic-compatible outputs Wide output swing TSSOP, SOIC, and PDIP packages PIN CONFIGURATIONS –IN A +IN A GND
|
Original
|
PDF
|
AD8564
16-Lead
RU-16)
AD8561
AD8564
MAX901
MS-012-AC
N-16
R-16
AD8564AN
|
85c1
Abstract: AD8561 AD8564 MAX901 MS-012-AC N-16 R-16 AD8564AN
Text: Quad 7 ns Single Supply Comparator AD8564 5 V single-supply operation 7 ns propagation delay Low power Separate input and output sections TTL/CMOS logic-compatible outputs Wide output swing TSSOP, SOIC, and PDIP packages PIN CONFIGURATIONS –IN A +IN A GND
|
Original
|
PDF
|
AD8564
16-Lead
RU-16)
85c1
AD8561
AD8564
MAX901
MS-012-AC
N-16
R-16
AD8564AN
|
AD8564AN
Abstract: No abstract text available
Text: Quad 7 ns Single Supply Comparator AD8564 5 V single-supply operation 7 ns propagation delay Low power Separate input and output sections TTL/CMOS logic-compatible outputs Wide output swing TSSOP, SOIC, and PDIP packages PIN CONFIGURATIONS –IN A +IN A GND
|
Original
|
PDF
|
AD8564
16-Lead
RU-16)
AD8564AN
|
KK7407
Abstract: KK7407D KK7407N
Text: TECHNICAL DATA KK7407 Hex Buffers/Drivers with OpenCollector High-Voltage Outputs LOGIC DIAGRAM ORDERING INFORMATION KK7407N Plastic KK7407D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT FUNCTION TABLE PIN 14 =VCC PIN 7 = GND Inputs Output A Y
|
Original
|
PDF
|
KK7407
KK7407N
KK7407D
012AB)
KK7407
|
IN7407N
Abstract: IN7407
Text: TECHNICAL DATA IN7407 Hex Buffers/Drivers with OpenCollector High-Voltage Outputs LOGIC DIAGRAM ORDERING INFORMATION IN7407N Plastic IN7407D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT FUNCTION TABLE PIN 14 =VCC PIN 7 = GND Inputs Output A Y
|
Original
|
PDF
|
IN7407
IN7407N
IN7407D
012AB)
IN7407
|
1N3064
Abstract: 1N916 KK7440 KK7440D KK7440N
Text: TECHNICAL DATA KK7440 Dual 4-Input Positive-NAND Buffers LOGIC DIAGRAM ORDERING INFORMATION KK7440N Plastic KK7440D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND NC - No internal connection FUNCTION TABLE Inputs Output A
|
Original
|
PDF
|
KK7440
KK7440N
KK7440D
012AB)
1N3064
1N916
KK7440
|
in744
Abstract: 1N3064 1N916 IN7440
Text: TECHNICAL DATA IN7440 Dual 4-Input Positive-NAND Buffers LOGIC DIAGRAM ORDERING INFORMATION IN7440N Plastic IN7440D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND NC - No internal connection FUNCTION TABLE Inputs Output A
|
Original
|
PDF
|
IN7440
IN7440N
IN7440D
012AB)
in744
1N3064
1N916
IN7440
|
1N3064
Abstract: 1N916 KK7472 KK7472D KK7472N
Text: TECHNICAL DATA KK7472 AND-Gated J-K Master-Slave FlipFlops with Reset and Clear LOGIC DIAGRAM ORDERING INFORMATION KK7472N Plastic KK7472D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND NC - No internal connection FUNCTION TABLE
|
Original
|
PDF
|
KK7472
KK7472N
KK7472D
012AB)
1N3064
1N916
KK7472
|
NCV7321
Abstract: J2602 KL30 KL31 TS16949 NCV7321D11 NCV7321D10G NCV7321D10R2G
Text: NCV7321 Stand Alone LIN Transceiver Description Features • General ♦ SOIC−8 Green package Pb−Free http://onsemi.com 8 1 SOIC−8 CASE 751 PIN ASSIGNMENT RxD 1 8 INH EN 2 7 VBB WAKE 3 6 LIN TxD 4 5 GND NCV7321 The NCV7321 is a fully featured local interconnect network (LIN)
|
Original
|
PDF
|
NCV7321
NCV7321
TS16949
NCV7321/D
J2602
KL30
KL31
NCV7321D11
NCV7321D10G
NCV7321D10R2G
|
IN747
Abstract: 1N3064 1N916
Text: TECHNICAL DATA IN7472 AND-Gated J-K Master-Slave FlipFlops with Reset and Clear LOGIC DIAGRAM ORDERING INFORMATION IN7472N Plastic IN7472D SOIC TA = -10° to 70° C for all packages PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND NC - No internal connection FUNCTION TABLE
|
Original
|
PDF
|
IN7472
IN7472N
IN7472D
012AB)
IN747
1N3064
1N916
|
1N3064
Abstract: 1N916
Text: TECHNICAL DATA IN74180 9-Bit ODD/EVEN Parity Generators/Checkers ORDERING INFORMATION IN74180N Plastic IN74180D SOIC TA = -10° to 70° C for all packages LOGIC DIAGRAM PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND FUNCTION TABLE Inputs Σ of H’s at EVEN A Thru H
|
Original
|
PDF
|
IN74180
IN74180N
IN74180D
012AB)
1N3064
1N916
|
1N3064
Abstract: 1N916 KK74180 KK74180D KK74180N
Text: TECHNICAL DATA KK74180 9-Bit ODD/EVEN Parity Generators/Checkers ORDERING INFORMATION KK74180N Plastic KK74180D SOIC TA = -10° to 70° C for all packages LOGIC DIAGRAM PIN ASSIGNMENT PIN 14 =VCC PIN 7 = GND FUNCTION TABLE Inputs Σ of H’s at EVEN A Thru H
|
Original
|
PDF
|
KK74180
KK74180N
KK74180D
012AB)
1N3064
1N916
KK74180
|
DS1012
Abstract: DS1012M DS1012Z 1040d1
Text: DS1012 DS1012 2-in-1 Sub-Miniature Silicon Delay Line with Logic FEATURES PIN ASSIGNMENT • All-silicon time delay • 53 µW max. CMOS quiescent mode • Surface mount 8-pin mini-SOIC and standard 8-pin DIP 1 8 VCC 2 7 IN2 OUT1 3 6 OUT2 GND 4 5 OUT4 DS1012M 8-PIN DIP 300 MIL
|
Original
|
PDF
|
DS1012
DS1012M
DS1012Z
DS1012
1040d1
|
|
Holt an-300
Abstract: S/HI-8586
Text: HI-8591 ARINC 429 Line Receiver March 2013 DESCRIPTION PIN CONFIGURATIONS VCC - 1 TESTA - 2 7 - ROUTB RINB - 3 6 - ROUTA RINA - 4 5 - GND HI-8591PSI, HI-8591PST & HI-8591PSM HI-8591PSI-40, HI-8591PST-40 & HI-8591PSM-40 NC VCC TESTB NC 8 - PIN PLASTIC NARROW BODY SOIC
|
Original
|
PDF
|
HI-8591
HI-8591PSI,
HI-8591PST
HI-8591PSM
HI-8591PSI-40,
HI-8591PST-40
HI-8591PSM-40
AN-300
16-PIN
16PCS
Holt an-300
S/HI-8586
|
8591p
Abstract: ARINC
Text: HI-8591 ARINC 429 LINE RECEIVER July 2006 DESCRIPTION PIN CONFIGURATIONS VCC - 1 TESTA - 2 7 - ROUTB RINB - 3 6 - ROUTA RINA - 4 5 - GND HI-8591PSI, HI-8591PST & HI-8591PSM HI-8591PSI-40, HI-8591PST-40 & HI-8591PSM-40 NC VCC TESTB NC 8 - PIN PLASTIC NARROW BODY SOIC
|
Original
|
PDF
|
HI-8591
HI-8591
HI-8591-40
16-PIN
8591p
ARINC
|
HI-8591
Abstract: PC 8591 HI-8591-40 AN-300 HI-8591PSI HI-8591PSI-40 HI-8591PSM HI-8591PSM-40 HI-8591PST HI-8591PST-40
Text: HI-8591 ARINC 429 Line Receiver March 2007 DESCRIPTION PIN CONFIGURATIONS VCC - 1 TESTA - 2 7 - ROUTB RINB - 3 6 - ROUTA RINA - 4 5 - GND HI-8591PSI, HI-8591PST & HI-8591PSM HI-8591PSI-40, HI-8591PST-40 & HI-8591PSM-40 NC VCC TESTB NC 8 - PIN PLASTIC NARROW BODY SOIC
|
Original
|
PDF
|
HI-8591
HI-8591PSI,
HI-8591PST
HI-8591PSM
HI-8591PSI-40,
HI-8591PST-40
HI-8591PSM-40
AN-300
16-PIN
16PCS
HI-8591
PC 8591
HI-8591-40
HI-8591PSI
HI-8591PSI-40
HI-8591PSM
HI-8591PSM-40
HI-8591PST
HI-8591PST-40
|
PC 8591
Abstract: HI-8591PST-40 AN-300 HI-8591 HI-8591PSI HI-8591PSI-40 HI-8591PSM HI-8591PSM-40 HI-8591PST HI-8591-40
Text: HI-8591 ARINC 429 LINE RECEIVER August 2006 DESCRIPTION PIN CONFIGURATIONS VCC - 1 TESTA - 2 7 - ROUTB RINB - 3 6 - ROUTA RINA - 4 5 - GND HI-8591PSI, HI-8591PST & HI-8591PSM HI-8591PSI-40, HI-8591PST-40 & HI-8591PSM-40 NC VCC TESTB NC 8 - PIN PLASTIC NARROW BODY SOIC
|
Original
|
PDF
|
HI-8591
HI-8591PSI,
HI-8591PST
HI-8591PSM
HI-8591PSI-40,
HI-8591PST-40
HI-8591PSM-40
AN-300
HI-8591
16-PIN
PC 8591
HI-8591PST-40
HI-8591PSI
HI-8591PSI-40
HI-8591PSM
HI-8591PSM-40
HI-8591PST
HI-8591-40
|
AT001D6-25
Abstract: SOIC-16
Text: GaAs 1C 4 Bit Digital Attenuator 3 dB LSB DC-1 GHz ESAlpha AT001D6-25 Features SOIC-16 • Attenuation in 3 dB Steps to 45 dB 0.050 - 1 .2 7 mm BSC PIN 16 ■ Low DC Power Consumption ■ Low Cost SOIC-16 Plastic Package Description PIN The AT001D6-25 is an IC FET digital attenuator consisting
|
OCR Scan
|
PDF
|
AT001D6-25
SOIC-16
AT001D6-25
SOIC-16
ST100T0Ã
8/98A
|
Untitled
Abstract: No abstract text available
Text: MOTO RO LA °rder"“^¡EiSSiE Semiconductor Components M C 100EP139 S 0 - 2 0 , DW SUFFIX 2 0 -L E A D PLASTIC W IDE SOIC PACKAGE CASE 7 51D O RDER IN G INFORMATION M C100EP139DW SOIC PIN NAMES G eneration Chip Maximum Frequency > 2.7GHz 50ps Output-to-Output Skew
|
OCR Scan
|
PDF
|
100EP139
C100EP139DW
C100EP139/D
|
20-PIN
Abstract: DS1033 DS1033-10 DS1033-12 DS1033-15 DS1033-8 DS1033E DS1033M DS1033Z DS1035
Text: DS1033 DS1033 3—in—1 Low Voltage Silicon Delay Line FEATURES PIN ASSIGNMENT IN1 C 1 8 IN2 C 2 7 i IN3 C • Initial delay tolerance ±1.5 ns GND C • Stable and precise over temperature and voltage 3 : 6 : 4 5 : IN1 Sub • Standard 8-pin DIP, 8-pin SOIC (150 mil) and 20-pin
|
OCR Scan
|
PDF
|
DS1033
20-pin
DS1033
DS1035.
DS1033-10
DS1033-12
DS1033-15
DS1033-8
DS1033E
DS1033M
DS1033Z
DS1035
|
RAM MK6116
Abstract: 6116-20
Text: rZ 7 SGS-THOMSON MK6116 ^ 7 # M M IlL iO T M iÊ S MK6116, MKI6116, MK6116L, MKI6116L N/S - 15/20/25 2 K X 8 CMOS STATIC RAM • BYTEWVDE 2K x 8 CMOS STATIC RAM. ■ +5 VOLT ONLY WRITE/READ. ■ 24-PIN 600 MIL PLASTIC DIP, JEDEC PINOUT 28-PIN 330 MIL SOIC.
|
OCR Scan
|
PDF
|
MK6116
MK6116,
MKI6116,
MK6116L,
MKI6116L
24-PIN
28-PIN
DIP-24
MK6116
384-bit
RAM MK6116
6116-20
|
Untitled
Abstract: No abstract text available
Text: GaAs 1C 4 Bit Digital Attenuator 1 dB LSB DC-2 GHz ESAlpha AD210-25 Features • Attenuation in 1 dB Steps to 15 dB with High Accuracy SOIC-16 0.050 - 1 .2 7 mm BSC PIN 16 ■ Low Intermodulation Products ■ Low Cost SOIC-16 Plastic Package ■ Low DC Power Consumption
|
OCR Scan
|
PDF
|
AD210-25
SOIC-16
SOIC-16
AD210-25
3/98A
|
Untitled
Abstract: No abstract text available
Text: ¡ET Preliminary Commercial INC. PEEL 20V8 -5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Features Compatible with Popular 20V8 Devices — 20V8 socket and function compatible — Programs with standard 20V8 JEDEC file — 24-pin DIP/SOIC, 28-pin PLCC packages
|
OCR Scan
|
PDF
|
24-pin
28-pin
0G01bfi3
40-Pin
|