PSEUDO SRAM
Abstract: SRAM HIO15
Text: 16Mb Pseudo SRAM IS66WV1M16DBLL ► Applications ISSI is now sampling a 16Mb Pseudo SRAM, the latest addition to our SRAM portfolio. 16Mb Pseudo SRAM provides a cost effective solution to a standard SRAM socket. The pinout of the 16Mb PSRAM is identical to the regular 16Mb LP SRAM,
|
Original
|
IS66WV1M16DBLL
1Mx16)
48-ball
130mA
I/O10
I/O11
PSEUDO SRAM
SRAM
HIO15
|
PDF
|
28F3202C3
Abstract: 29066
Text: PRODUCT PREVIEW 3 VOLT ADVANCED+ STACKED CHIP SCALE PACKAGE MEMORY 16-Mbit Flash + 2-Mbit SRAM - 28F1602C3 16-Mbit Flash + 4-Mbit SRAM - 28F1604C3 32-Mbit Flash + 4-Mbit SRAM - 28F3204C3 32-Mbit Flash + 2-Mbit SRAM - 28F3202C3 ! Flash Memory Plus SRAM
|
Original
|
16-Mbit
28F1602C3
32-Mbit
28F3204C3
28F1604C3
28F3202C3
16-Mb
32-Mb
28F3202C3
29066
|
PDF
|
PC107A
Abstract: microprocessor PC107
Text: PC107A PCI Bridge Memory Controller Datasheet Features • Processor Bus Frequency up to 100 MHz • 64- or 32-bit Data Bus and 32-bit Address Bus • Provides Support for Either Asynchronous SRAM, Burst SRAM, or Pipelined Burst SRAM Compliant with PCI Specification, Revision 2.1
|
Original
|
PC107A
32-bit
0842E
PC107A
microprocessor
PC107
|
PDF
|
sram 2114
Abstract: ACTEL FUSION AFS1500 AC252 2114 SRAM actel smart fusion transistor AC252
Text: Application Note AC252 Configuring SRAM FPGAs Using Actel Fusion Introduction Due to the nature of SRAM technology, SRAM-based FPGAs are volatile. Therefore, SRAM-based FPGAs lose their configuration when powered off and need to be reconfigured at every power-up. Hence, almost
|
Original
|
AC252
sram 2114
ACTEL FUSION AFS1500
AC252
2114 SRAM
actel smart fusion
transistor AC252
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1327G 4-Mbit 256 K x 18 Pipelined Sync SRAM 4-Mbit (256 K × 18) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1327G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1327G
CY7C1327G
|
PDF
|
cy7c1339g-133axi
Abstract: c1339g
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1339G SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1339G
CY7C1339G
cy7c1339g-133axi
c1339g
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1327G 4-Mbit 256 K x 18 Pipelined Sync SRAM 4-Mbit (256 K × 18) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1327G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1327G
CY7C1327G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1327G 4-Mbit 256 K x 18 Pipelined Sync SRAM 4-Mbit (256 K × 18) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1327G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1327G
CY7C1327G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1339G SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1339G
CY7C1339G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1329H 2-Mbit 64 K x 32 Pipelined Sync SRAM 2-Mbit (64 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1329H SRAM integrates 64 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1329H
CY7C1329H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1327G 4-Mbit 256 K x 18 Pipelined Sync SRAM 4-Mbit (256 K × 18) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1327G SRAM integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1327G
CY7C1327G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1339G SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1339G
CY7C1339G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1339G SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1339G
CY7C1339G
|
PDF
|
AN54908
Abstract: CY7C1327G
Text: CY7C1327G 4-Mbit 256 K x 18 Pipelined Sync SRAM 4-Mbit (256 K × 18) Pipelined Sync SRAM Features Functional Description The CY7C1327G SRAM[1] integrates 256 K × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are
|
Original
|
CY7C1327G
CY7C1327G
AN54908
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1339G SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1339G
CY7C1339G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1329H 2-Mbit 64 K x 32 Pipelined Sync SRAM 2-Mbit (64 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1329H SRAM integrates 64 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1329H
CY7C1329H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1329H 2-Mbit 64 K x 32 Pipelined Sync SRAM 2-Mbit (64 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation The CY7C1329H SRAM integrates 64 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter
|
Original
|
CY7C1329H
CY7C1329H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description The CY7C1339G [1] SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are
|
Original
|
CY7C1339G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SRAM AS8S128K32 128K x 32 SRAM GENERAL 21, 28, 39 are no connects PN 66 DESCRIPTION Lead PGA- Pins 8, SRAM MEMORY ARRAY The AS8S128K32 is a 4 Megabit CMOS SRAM Module organized as 128Kx32-bits and user configurable to 256Kx16 or 512Kx8. The AS8S128K32 achieves high speed access, low
|
Original
|
AS8S128K32
AS8S128K32
128Kx32-bits
256Kx16
512Kx8.
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Standard Products UT8ER1M32 32Megabit SRAM MCM UT8ER2M32 64Megabit SRAM MCM UT8ER4M32 128Megabit SRAM MCM Data Sheet January, 2013 www.aeroflex.com/memories INTRODUCTION The UT8ER1M32, UT8ER2M32, and UT8ER4M32 are high performance CMOS static RAM multichip modules MCMs
|
Original
|
UT8ER1M32
32Megabit
UT8ER2M32
64Megabit
UT8ER4M32
128Megabit
UT8ER1M32,
UT8ER2M32,
|
PDF
|
MC19
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS PZ3320C/PZ3320N 320 macrocell SRAM CPLD Preliminary specification IC27 Data Handbook Philips Semiconductors 1998 Jul 22 Philips Semiconductors Preliminary specification 320 macrocell SRAM CPLD PZ3320C/PZ3320N FEATURES DESCRIPTION • 320 macrocell SRAM based CPLD
|
Original
|
PZ3320C/PZ3320N
PZ3320
MC19
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1329H 2-Mbit 64 K x 32 Pipelined Sync SRAM 2-Mbit (64 K × 32) Pipelined Sync SRAM Features Functional Description The CY7C1329H[1] SRAM integrates 64 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by
|
Original
|
CY7C1329H
CY7C1329H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Standard Products UT8ER1M32 32Megabit SRAM MCM UT8ER2M32 64Megabit SRAM MCM UT8ER4M32 128Megabit SRAM MCM Data Sheet January, 2013 www.aeroflex.com/memories INTRODUCTION The UT8ER1M32, UT8ER2M32, and UT8ER4M32 are high performance CMOS static RAM multichip modules MCMs
|
Original
|
UT8ER1M32
32Megabit
UT8ER2M32
64Megabit
UT8ER4M32
128Megabit
UT8ER1M32,
UT8ER2M32,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1Mb SRAM Datasheets Preliminary
|
OCR Scan
|
|
PDF
|