HSTL standards
Abstract: DDR2 sstl_18 class I 15-V SSTL-18
Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
HSTL standards
DDR2 sstl_18 class I
15-V
SSTL-18
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS16 EPCS64 pull-up resistor 10K EPCS 16 soic
Text: 7. Configuring Stratix II & Stratix II GX Devices SII52007-4.4 Introduction Stratix II and Stratix II GX devices use SRAM cells to store configuration data. Because SRAM memory is volatile, configuration data must be downloaded to Stratix II and Stratix II GX devices each time the device
|
Original
|
PDF
|
SII52007-4
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
EPC16
EPCS16
EPCS64
pull-up resistor 10K
EPCS 16 soic
|
pin configuration of latch switch
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS128 EPCS16 EPCS64
Text: 13. Configuring Stratix II & Stratix II GX Devices SII52007-4.5 Introduction Stratix II and Stratix II GX devices use SRAM cells to store configuration data. Because SRAM memory is volatile, configuration data must be downloaded to Stratix II and Stratix II GX devices each time the device
|
Original
|
PDF
|
SII52007-4
pin configuration of latch switch
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
EPC16
EPCS128
EPCS16
EPCS64
|
JESD8-15
Abstract: HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V
Text: 10. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
JESD8-15
HSTL standards
SSTL-18
class 8 date sheet
EIA standards
15-V
|
HSTL standards
Abstract: class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I
Text: 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
PDF
|
SII52004-4
HSTL standards
class sstl
SSTL-18
EIA standards
15-V
SSTL18
JESD89A
DDR2 sstl_18 class I
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS128 EPCS16 EPCS64
Text: 7. Configuring Stratix II and Stratix II GX Devices SII52007-4.5 Introduction Stratix II and Stratix II GX devices use SRAM cells to store configuration data. Because SRAM memory is volatile, configuration data must be downloaded to Stratix II and Stratix II GX devices each time the device
|
Original
|
PDF
|
SII52007-4
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
EPC16
EPCS128
EPCS16
EPCS64
|
types of multipliers
Abstract: types of binary multipliers algebraic clock cycles values binary multiplier binary numbers multiplication EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: Implementing Multipliers in FPGA Devices July 2004, ver. 3.0 Introduction Application Note 306 Stratix II, Stratix, Stratix GX, Cyclone II, and Cyclone devices have dedicated architectural features that make it easy to implement highperformance multipliers. Stratix II, Stratix, and Stratix GX devices feature
|
Original
|
PDF
|
|
BT 1610
Abstract: 672-FBGA FBGA 12x12 heat sink FBGA-484 datasheet JEDEC FBGA EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: 16. Package Information for Stratix II & Stratix II GX Devices SII52010-4.3 Introduction This chapter provides package information for Altera Stratix® II and Stratix II GX devices, including: • ■ ■ Device and package cross reference Thermal resistance values
|
Original
|
PDF
|
SII52010-4
EP2S15
EP2S30
EP2S60
BT 1610
672-FBGA
FBGA 12x12 heat sink
FBGA-484 datasheet
JEDEC FBGA
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
|
FBGA 152
Abstract: 68 ball fbga thermal resistance FBGA1020 78 ball fbga thermal resistance EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 FBGA-484
Text: 10. Package Information for Stratix II & Stratix II GX Devices SII52010-4.3 Introduction This chapter provides package information for Altera Stratix® II and Stratix II GX devices, including: • ■ ■ Device and package cross reference Thermal resistance values
|
Original
|
PDF
|
SII52010-4
EP2S15
EP2S30
EP2S60
FBGA 152
68 ball fbga thermal resistance
FBGA1020
78 ball fbga thermal resistance
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
FBGA-484
|
10-bit-serdes
Abstract: K280A B010011 8HBC D243
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.1 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
10-bit-serdes
K280A
B010011
8HBC
D243
|
EP2SGX60EF
Abstract: CEI 23-16 circuit diagram of PPM transmitter and receiver CPRI multi rate HD-SDI over sdh PRBS10 3G-SDI serializer SIIGX52002-4 k307
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.2 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
EP2SGX60EF
CEI 23-16
circuit diagram of PPM transmitter and receiver
CPRI multi rate
HD-SDI over sdh
PRBS10
3G-SDI serializer
k307
|
CY7C1313V18
Abstract: EP2S15 EP2S60F1020C3 SSTL-18
Text: 3. External Memory Interfaces in Stratix II & Stratix II GX Devices SII52003-4.4 Introduction Stratix II and Stratix II GX devices support a broad range of external memory interfaces such as double data rate DDR SDRAM, DDR2 SDRAM, RLDRAM II, QDRII SRAM, and single data rate (SDR) SDRAM.
|
Original
|
PDF
|
SII52003-4
Hz/600
CY7C1313V18
EP2S15
EP2S60F1020C3
SSTL-18
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 fir filter applications
Text: 6. DSP Blocks in Stratix II & Stratix II GX Devices SII52006-2.1 Introduction Stratix II and Stratix II GX devices have dedicated digital signal processing DSP blocks optimized for DSP applications requiring high data throughput. These DSP blocks combined with the flexibility of
|
Original
|
PDF
|
SII52006-2
CDMA2000,
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
fir filter applications
|
5 bit multiplier using adders
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: 6. DSP Blocks in Stratix II and Stratix II GX Devices SII52006-2.2 Introduction Stratix II and Stratix II GX devices have dedicated digital signal processing DSP blocks optimized for DSP applications requiring high data throughput. These DSP blocks combined with the flexibility of
|
Original
|
PDF
|
SII52006-2
CDMA2000,
5 bit multiplier using adders
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
|
|
datasheet for full adder and half adder
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
Text: 12. DSP Blocks in Stratix II & Stratix II GX Devices SII52006-2.2 Introduction Stratix II and Stratix II GX devices have dedicated digital signal processing DSP blocks optimized for DSP applications requiring high data throughput. These DSP blocks combined with the flexibility of
|
Original
|
PDF
|
SII52006-2
CDMA2000,
datasheet for full adder and half adder
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 SPREAD-SPECTRUM SYSTEM
Text: 1. PLLs in Stratix II and Stratix II GX Devices SII52001-4.6 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
SII52001-4
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
SPREAD-SPECTRUM SYSTEM
|
altera stratix ii ep2s60 circuit diagram
Abstract: CY7C1313V18 EP2S15 EP2S60F1020C3 SSTL-18
Text: 9. External Memory Interfaces in Stratix II and Stratix II GX Devices SII52003-4.5 Introduction Stratix II and Stratix II GX devices support a broad range of external memory interfaces such as double data rate DDR SDRAM, DDR2 SDRAM, RLDRAM II, QDRII SRAM, and single data rate (SDR) SDRAM.
|
Original
|
PDF
|
SII52003-4
Hz/600
altera stratix ii ep2s60 circuit diagram
CY7C1313V18
EP2S15
EP2S60F1020C3
SSTL-18
|
automatic change over switch circuit diagram
Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 RCK7
Text: 1. PLLs in Stratix II & Stratix II GX Devices SII52001-4.4 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.
|
Original
|
PDF
|
SII52001-4
automatic change over switch circuit diagram
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
RCK7
|
SSTL-18
Abstract: CY7C1313V18 EP2S15 EP2S60F1020C3
Text: 3. External Memory Interfaces in Stratix II and Stratix II GX Devices SII52003-4.5 Introduction Stratix II and Stratix II GX devices support a broad range of external memory interfaces such as double data rate DDR SDRAM, DDR2 SDRAM, RLDRAM II, QDRII SRAM, and single data rate (SDR) SDRAM.
|
Original
|
PDF
|
SII52003-4
Hz/600
SSTL-18
CY7C1313V18
EP2S15
EP2S60F1020C3
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 817 BN circuit
Text: 8. TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices SII52002-4.5 Introduction Stratix II and Stratix II GX devices feature the TriMatrix memory structure, consisting of three sizes of embedded RAM blocks that efficiently address the memory needs of FPGA designs.
|
Original
|
PDF
|
SII52002-4
512-bit
512-Kbit
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
817 BN circuit
|
diagram remote control receiver and transmitter
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 8. Remote System Upgrades with Stratix II and Stratix II GX Devices SII52008-4.5 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPC16
EPCS128
EPCS16
EPCS64
|
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 "Single-Port RAM"
Text: 2. TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices SII52002-4.4 Introduction Stratix II and Stratix II GX devices feature the TriMatrix memory structure, consisting of three sizes of embedded RAM blocks that efficiently address the memory needs of FPGA designs.
|
Original
|
PDF
|
SII52002-4
512-bit
512-Kbit
EP2S15
EP2S180
EP2S30
EP2S60
EP2S90
"Single-Port RAM"
|
diagram remote control receiver and transmitter
Abstract: EPCS16 EPCS64
Text: 8. Remote System Upgrades with Stratix II & Stratix II GX Devices SII52008-4.4 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPCS16
EPCS64
|
diagram remote control receiver and transmitter
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 14. Remote System Upgrades with Stratix II & Stratix II GX Devices SII52008-4.5 Introduction System designers today face difficult challenges such as shortened design cycles, evolving standards, and system deployments in remote locations. Stratix II and Stratix II GX FPGAs help overcome these challenges with
|
Original
|
PDF
|
SII52008-4
diagram remote control receiver and transmitter
EPC16
EPCS128
EPCS16
EPCS64
|