SY10E112JCTR Search Results
SY10E112JCTR Datasheets (4)
Part |
ECAD Model |
Manufacturer |
Description |
Datasheet Type |
PDF |
PDF Size |
Page count |
---|---|---|---|---|---|---|---|
SY10E112JCTR | Micrel Semiconductor | QUAD DRIVER | Original | 72KB | 4 | ||
SY10E112JCTR | Micrel Semiconductor | Buffer/Line Driver, Inverting/Non-Inverting, 4 Channel, ECL, 28-LDCC | Original | 64.48KB | 4 | ||
SY10E112JC-TR |
![]() |
Integrated Circuits (ICs) - Logic - Buffers, Drivers, Receivers, Transceivers - IC BUF NON-INVERT -5.5V 28PLCC | Original | 95.79KB | |||
SY10E112JCTR | Synergy Semiconductor | QUAD DRIVER | Scan | 54.46KB | 2 |
SY10E112JCTR Datasheets Context Search
Catalog Datasheet |
Type |
Document Tags |
PDF |
---|---|---|---|
E112
Abstract: SY10E112
|
OCR Scan |
600ps MC10E/100E112 SY10/100E112 SY10E112JC J28-1 SY10E112JCTR SY100E112JC SY100E112JCTR E112 SY10E112 | |
E112
Abstract: SY100E112 SY10E112 q0a6
|
Original |
SY10E112 SY100E112 600ps MC10E/100E112 SY10/100E112 SY10E112JC J28-1 SY10E112JCTR E112 SY100E112 SY10E112 q0a6 | |
Contextual Info: * SY10E112 SY100E112 QUAD DRIVER SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION • 600ps max. propagation delay ■ Extended 100E V ee range of -4.2V to -5.5V ■ Common enable input ■ Fully compatible with industry standard 10KH, 100K I/O levels ■ Internal 75Kf2 input pulldown resistors |
OCR Scan |
SY10E112 SY100E112 600ps 75Kf2 MC10E/100E112 SY10/100E112 J28-1 SY10E112JCTR SY100E112JC | |
Contextual Info: * SYNERGY SY10E112 SY100E112 QUAD DRIVER SEMICONDUCTOR FEATURES • ■ 600ps max. propagation delay DESCRIPTION The S Y 1 0/10 0 E 1 12 are quad drivers designed for use in new, high-performance E C L systems. The E 1 12 has two pairs of O R/N O R outputs from each gate and a common, |
OCR Scan |
SY10E112 SY100E112 600ps 0/100E | |
Contextual Info: SY10E112 SY100E112 FINAL QUAD DRIVER DESCRIPTION FEATURES • ■ ■ ■ The SY10/100E112 are quad drivers designed for use in new, high-performance ECL systems. The E112 has two pairs of OR/NOR outputs from each gate and a common, buffered enable input. The data input can also be used as |
Original |
SY10E112 SY100E112 SY10/100E112 SY10/100E212 600ps J28-1 SY100E112JI SY100E112JITR | |
E112
Abstract: SY100E112 SY10E112
|
Original |
SY10E112 SY100E112 SY10/100E112 SY10/100E212 600ps M9999-032006 E112 SY100E112 SY10E112 | |
j281
Abstract: E112 SY100E112 SY10E112
|
Original |
SY10/100E112 SY10/100E212 600ps J28-1 SY100E112JI SY100E112JITR SY10E112 j281 E112 SY100E112 SY10E112 | |
Contextual Info: • ■ ■ ■ The SY10/100E112 are quad drivers designed for use in new, high-performance ECL systems. The E112 has two pairs of OR/NOR outputs from each gate and a common, buffered enable input. The data input can also be used as an ECL memory address fan-out driver, although the E111 |
Original |
SY10E112 SY100E112 SY10/100E112 SY10/100E212 600ps M9999-032006 | |
Contextual Info: * SYNERGY SY10E112 SY100E112 QUAD DRIVER SEMICONDUCTOR FEATURES • ■ 600ps max. propagation delay DESCRIPTION The SY10/100E112 are quad drivers designed for use in new, high-performance ECL systems. The E112 has two pairs of OR/NOR outputs from each gate and a common, |
OCR Scan |
SY10E112 SY100E112 600ps 75Ki2 MC10E/100E112 28-pin SY10/100E112 |