SYNCHRONIZER MEGAFUNCTION Search Results
SYNCHRONIZER MEGAFUNCTION Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
CS-USB2AMBMMC-001 |
|
Amphenol CS-USB2AMBMMC-001 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 1m (3.3') | Datasheet | ||
CS-USB3IN1WHT-000 |
|
Amphenol CS-USB3IN1WHT-000 3-in-1 USB 2.0 Universal Apple/Android Charge & Sync Cable Adapter - USB Type A Male In - Apple Lightning (8-Pin) / Apple 30-Pin / USB Micro-B (Android) Male Out - White | Datasheet | ||
CS-USB2AMBMMC-002 |
|
Amphenol CS-USB2AMBMMC-002 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 2m (6.6') | Datasheet | ||
54S163J/B |
|
54S163 - Synchronous 4-Bit Counters | |||
74167N-ROCS |
|
74167 - Sync Decade Rate Multipliers |
SYNCHRONIZER MEGAFUNCTION Datasheets Context Search
Catalog Datasheet | MFG & Type | Document Tags | |
---|---|---|---|
Phase Detector
Abstract: phase latter Sampling Phase Detectors
|
Original |
||
Receiver sampling phase detector
Abstract: Sampling Phase Detectors synchronizer megafunction
|
Original |
||
MTBF calculation
Abstract: synchronizer mtbf Chapter 3 Synchronization QII51018-10
|
Original |
QII51018-10 MTBF calculation synchronizer mtbf Chapter 3 Synchronization | |
TX4-RX4
Abstract: EP1M120
|
Original |
||
transistor MTBF
Abstract: METASTABILITY synchronizer megafunction altera MTBF SIGNAL PATH designer dcfifo
|
Original |
||
sgmii
Abstract: mini lvds receiver altLVDS tx 434 TRANSMITTER altera double data rate megafunction sdc
|
Original |
SV51007-1 sgmii mini lvds receiver altLVDS tx 434 TRANSMITTER altera double data rate megafunction sdc | |
Untitled
Abstract: No abstract text available
|
Original |
SV51007-1 | |
Untitled
Abstract: No abstract text available
|
Original |
SV51007 | |
interlaken
Abstract: active noise cancellation for FPGA CRC-32 8b/10b scrambler remote control transmitter and receiver circuit KF35 KF40
|
Original |
SV52002-1 interlaken active noise cancellation for FPGA CRC-32 8b/10b scrambler remote control transmitter and receiver circuit KF35 KF40 | |
1932-pin
Abstract: receiver altLVDS sdc 811 EP4SE230 EP4SE360 EP4SE530 EP4SE820 F1517 H1152 1760-Pin
|
Original |
SIV51008-3 1932-pin receiver altLVDS sdc 811 EP4SE230 EP4SE360 EP4SE530 EP4SE820 F1517 H1152 1760-Pin | |
receiver altLVDS
Abstract: mini-lvds EP2AGX125 EP2AGX190 EP2AGX260 EP2AGX45 EP2AGX65 synchronizer megafunction EP2AGX45 ubga
|
Original |
AIIGX51008-3 receiver altLVDS mini-lvds EP2AGX125 EP2AGX190 EP2AGX260 EP2AGX45 EP2AGX65 synchronizer megafunction EP2AGX45 ubga | |
synchronizer megafunction
Abstract: 5 bit multiplier using adders function generator catalog CAN BUS megafunction generator function iir filter applications a8255 ieee floating point implementing FIR and IIR digital filters sb transistors
|
Original |
a16450 a6402 a6850 synchronizer megafunction 5 bit multiplier using adders function generator catalog CAN BUS megafunction generator function iir filter applications a8255 ieee floating point implementing FIR and IIR digital filters sb transistors | |
long range transmitter receiver circuit diagram
Abstract: gearbox rev 5SGX CRC-32 LFSR 8b/10b scrambler Chapter 3 Synchronization long range transmitter receiver circuit remote control transmitter and receiver circuit CRC-32 interlaken protocol
|
Original |
2010Altera long range transmitter receiver circuit diagram gearbox rev 5SGX CRC-32 LFSR 8b/10b scrambler Chapter 3 Synchronization long range transmitter receiver circuit remote control transmitter and receiver circuit CRC-32 interlaken protocol | |
interlaken
Abstract: CRC-32 LFSR NF45
|
Original |
||
|
|||
pcie gen 2 payload
Abstract: asi paralell
|
Original |
||
mini-lvds
Abstract: SSTL-15 SSTL-18 DPA Series
|
Original |
SIII51009-1 mini-lvds SSTL-15 SSTL-18 DPA Series | |
operation of sr latch using nor gates
Abstract: circuit diagram of 8-1 multiplexer design logic digital clock using logic gates digital FIR Filter verilog code altera MTBF vhdl code for complex multiplication and addition verilog hdl code for D Flipflop QII51006-10 QII51018-10 verilog code pipeline ripple carry adder
|
Original |
||
edge-detection sharpening verilog code
Abstract: verilog code for 2D linear convolution verilog code for 2D linear convolution filtering video pattern generator vhdl ntsc BT1120 free verilog code of median filter 1080p black test pattern scaler verilog code source code verilog for matrix transformation composite video input to output vga schematic
|
Original |
UG-VIPSUITE-10 AN427: edge-detection sharpening verilog code verilog code for 2D linear convolution verilog code for 2D linear convolution filtering video pattern generator vhdl ntsc BT1120 free verilog code of median filter 1080p black test pattern scaler verilog code source code verilog for matrix transformation composite video input to output vga schematic | |
verilog code for 2D linear convolution filtering
Abstract: verilog code for 2D linear convolution scaler 1080 FIR Filter verilog code digital mixer verilog code convolution Filter verilog HDL code verilog code for image scaler bob deinterlacer image enhancement verilog code deinterlacer
|
Original |
||
ALTERA MAX 5000 programming
Abstract: Altera Classic EPLDs Altera Programming Hardware advantages of multipliers Reed-Solomon CODEC an7112 Reed-Solomon altera ALTERA MAX 5000 applications altera flex 8000
|
Original |
EPF10K50V EPF10K130V 000-Gate EPF10K100 7000S ALTERA MAX 5000 programming Altera Classic EPLDs Altera Programming Hardware advantages of multipliers Reed-Solomon CODEC an7112 Reed-Solomon altera ALTERA MAX 5000 applications altera flex 8000 | |
synchronizer megafunction
Abstract: No abstract text available
|
Original |
10KFLEX -SB-017-01/J synchronizer megafunction | |
lpddr2 datasheet
Abstract: lpddr2 UniPHY lpddr2 Datasheet LPDDR2 SDRAM jesd79-3d HSUL-12 lpddr2 phy lpddr2 DQ calibration Dual LPDDR2 Datasheet LPDDR2
|
Original |
||
hf1932
Abstract: HSUL-12 DDR3U DIODE CQ 618 lvds cable 20 pins rf1517 UniPHY lpddr2 SSTL-135
|
Original |
||
verilog code power gating
Abstract: led clock circuit diagram Pulse generator circuit verilog code for combinational loop digital led clock circuit diagram vhdl code for combinational circuit
|
Original |
H51011-3 verilog code power gating led clock circuit diagram Pulse generator circuit verilog code for combinational loop digital led clock circuit diagram vhdl code for combinational circuit |