CH341A
Abstract: digital trainer schematic diagram laf 0001 CH3401 J0123 ccs ldl HP 3D6 000A75 X77H-X70H TO SI 788 48D
Text: H i/1 I - = - ^ • QE1F Device Quad E1 Framer TXC-03104 DATA SHEET FEATURES DESCRIPTION • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and
|
OCR Scan
|
PDF
|
FBE12-FBE8.
TXC-03104-MB
CH341A
digital trainer schematic diagram
laf 0001
CH3401
J0123
ccs ldl
HP 3D6
000A75
X77H-X70H
TO SI 788 48D
|
DAX 3S
Abstract: No abstract text available
Text: L3M Device Level 3 Mapper TXC-03452 DATA SHEET Product Preview i—— = = = = = = = = = = • SDH/SONET bus access: -Drop/add data byte access with clock, C1J1, SPE, and parity -Add bus interface timing derived from drop bus, add bus, or external timing
|
OCR Scan
|
PDF
|
TXC-03452
0G4152
TXC-03452-MB
DAX 3S
|
Untitled
Abstract: No abstract text available
Text: t r ä ^ s S w it c h P H A S T -1 D e v ic e SONET STS-1 Overhead Terminator TXC-06101 « DATA SHEET DESCRIPTION FEATURES Provides SONET interface to any type of payload Programmable STS-1 or STS-N modes Receive bit-serial STS-1 signal input to the Line Side using external reference frame pulse for
|
OCR Scan
|
PDF
|
TXC-06101
Q00flb05
TXC-06101
TXC-06101-MB
|
FFD 455
Abstract: CA2270 FFD11 CA-575 marking code FFD CA278 5b S34 SARA-S
Text: Segmentation SARA Hardware Description SARA Chipset Technical Manual Chapter 3. Hardware Description 3.1 Segmentation SARA Hardware Description 3.1.1 Segmentation SARA Internal Block Description Figure 3-1 shows a block diagram o f the Segmentation S A R A chip.
|
OCR Scan
|
PDF
|
00023Q1
FFD 455
CA2270
FFD11
CA-575
marking code FFD
CA278
5b S34
SARA-S
|
Untitled
Abstract: No abstract text available
Text: DS3F Device DS3 Framer TXC-03401 B DATA SHEET • DS3 payload access, bit-serial or nibble-parallel • C-bit parity or M13 operating mode • C-bit interface 13 C-bits in, 14 out • Detect and generate DS3 AIS, and idle signals • Transmit reference generator for serial operation
|
OCR Scan
|
PDF
|
TXC-03401
|
Untitled
Abstract: No abstract text available
Text: QDS1F Device QUAD DS1 Framer TXC-03102 DATA SHEET Preliminary = • D4 SF, ESF including FDL support , and transparent framing modes DESCRIPTION m ssg.ss=saam .i i = • Detects, counts and forces line code errors (BPVs and excess zeros), CRC errors (ESF
|
OCR Scan
|
PDF
|
TXC-03102
TXC-05150,
TDD41S2
0DD1473
TXC-03102-MB
TXC-05427,
TXC-06125,
D001474
|
Untitled
Abstract: No abstract text available
Text: SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 DATA SHEET PRODUCT PREVIEW -•■= • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZ/NRZI and 5B/4B conversions - scambling, cell delineation and rate adaptation
|
OCR Scan
|
PDF
|
SALI-25C
TXC-07625
sideLI-25C
TXC-07625
208-Pin
-58loomss
TXC-07625-MB
SALI-25C
|
Untitled
Abstract: No abstract text available
Text: E123MUX Device E1/E2/E3 MUX/DEMUX TXC-03361 DATA SHEET PRODUCT PREVIEW = • Multiplexer/demultiplexer for ITU-T Recommendations: G.742 E2 frame format G.751 (E3 frame format) DESCRIPTION = The E123MUX is a CMOS VLSI device that provides the E13 functions needed to multiplex and demultiplex
|
OCR Scan
|
PDF
|
E123MUX
TXC-03361
E12/E23
E12RLm)
E23RLm)
D004b2Ã
TXC-03361-MB
|
TT 46 N 16 LOF
Abstract: TXC-03361 88H-8AH MCMI hdb3 Alarm Clock by using ttl c5lsm Digital Alarm Clock by using ttl 4S50 10D41 HDB3 E2
Text: E123MUX Device y E1/E2/E3 MUX/DEMUX TXC-03361 Z7 Û ÏS IX ] FEATURES DESCRIPTION • Multiplexer/demultiplexer for ITU-T Recommendations: G.742 E2 frame format G.751 (E3 frame format) The E123MUX is a CMOS VLSI device that provides the E13 functions needed to multiplex and demultiplex
|
OCR Scan
|
PDF
|
E123MUX
txc-03361
E12/E23
R23CS
E12RLm)
E23RLm)
TXC-03361
TD0415E
0004h2Ã
TT 46 N 16 LOF
88H-8AH
MCMI hdb3
Alarm Clock by using ttl
c5lsm
Digital Alarm Clock by using ttl
4S50
10D41
HDB3 E2
|
suzuki DT4
Abstract: fd 20049 pc 525 R300F TXC-03303-MB DS200F3 llb10 dt28 mod 4 counter SU-210
Text: M 13E D e vice DS3/DS1 MUX/DEMUX, Extended Features TXC-03303 DATA SHEET Preliminary • Multiplexes/demultiplexes 28 DS1 signals into a DS3 signal. • M13 or C-bit parity mode operation • FEBE, C, or P-bit parity error insertion capability • DS3 idle signal generators
|
OCR Scan
|
PDF
|
TXC-03303
TXC-03303-MB
10DH152
0001S25
suzuki DT4
fd 20049
pc 525
R300F
TXC-03303-MB
DS200F3
llb10
dt28
mod 4 counter
SU-210
|
Untitled
Abstract: No abstract text available
Text: QE1F Device t r a n S w it c h Quad E1 Framer TXC-03104 DATA SHEET DESCRIPTION FEATURES • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode
|
OCR Scan
|
PDF
|
TXC-03104
FBE12-FBE8.
TXC-03104-MB
10041S2
|
Untitled
Abstract: No abstract text available
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview DESCRIPTION •.■■■= • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with
|
OCR Scan
|
PDF
|
TXC-03003B
SYN155
RS-232
TXC-03003B-MB
TXC-03003,
TXC-02302B,
SYN155C
155-Mbit/s
SYN155.
|
Untitled
Abstract: No abstract text available
Text: HDLC Device HDLC Controller TXC-05101C DATA SHEET Preliminary = DESCRIPTION — The TranSwitch TXC-05101C is a high speed, High Level Data Link Controller HDLC designed to send and receive packets at line rates up to 51.84 Mbit/s using either a nibble, byte-parallel, or serial interface.
|
OCR Scan
|
PDF
|
TXC-05101C
TXC-05101C
TXC-03001,
TXC-03401,
TXC-03701,
TXC-03702,
34-Mbit/s
TXC-21043,
RS-232
AN-305:
|