Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    THROUGH10 Search Results

    THROUGH10 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    transmitter and receiver project

    Abstract: HC1S40F780 HC1S30F780 HC1S60 HC1S60F1020 HC1S60F
    Text: Section II. HardCopy Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy Stratix® structured ASICs. The chapters contain feature definitions of the internal architecture, JTAG boundary-scan testing


    Original     		PDF

    EP1S60

    Abstract: "Single-Port RAM"
    Text: Chapter 1. Introduction S51001-3.1 Introduction The Stratix family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities of up to 79,040 logic elements LEs and up to 7.5 Mbits of RAM. Stratix devices offer up to 22 digital signal


    Original     		PDF S51001-3 420-MHz EP1S60 "Single-Port RAM"

    diode jd 4.7-16

    Abstract: MA4001
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-1.2 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF 166-MHz diode jd 4.7-16 MA4001

    circuit diagram of inverting adder

    Abstract: EP1S60 S51005-2 PN 0506
    Text: Section I. Stratix Device Family Data Sheet This section provides the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power


    Original     		PDF

    PC intel 945 MOTHERBOARD CIRCUIT diagram

    Abstract: verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C PC intel 945 MOTHERBOARD CIRCUIT diagram verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL

    2929 transistor

    Abstract: sun 2309
    Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power


    Original     		PDF 2003kage 2929 transistor sun 2309

    Untitled

    Abstract: No abstract text available
    Text: SL2100 Single chip synthesised broadband converter Target Specification Features • • • • • • • • Single chip synthesised broadband solution Compatible with both up converter and downconverter requirements in double conversion tuner applications


    Original     		PDF SL2100

    transformer 48V

    Abstract: PRM48B
    Text: PRM48B x 480 y 500A00 PRM Regulator FEATURES •        48V input 38V to 55V , non-isolated ZVS buck‐boost regulator 20V to 55V adjustable output range 500W output power in 1.1in2 footprint 97.8% typical efficiency, at full load


    Original     		PDF PRM48B 500A00 MILHDBK217Plus transformer 48V

    KDS crystal 20.000

    Abstract: ICD32 debugger M68332Bug KDS CRYSTAL 7c touch-tone decoder mcu332 Nippon capacitors TRACE INVERTER MODEL 2524 MC68332TUT/D Up/74HC244
    Text: Order this document by MC68332TUT/D MOTOROLA SEMICONDUCTOR DEVICE TUTORIAL An Introduction to the MC68332 By Sharon Darley, Mark Maiolani, and Charles Melear 1 INTRODUCTION Use of microcontrollers MCUs presents new challenges as clock speeds increase and bus structures become more complex. In particular, designing a system with Motorola’s 32-bit MC68332 can be challenging


    Original     		PDF MC68332TUT/D MC68332 32-bit MC68332 16-bit CPU32 KDS crystal 20.000 ICD32 debugger M68332Bug KDS CRYSTAL 7c touch-tone decoder mcu332 Nippon capacitors TRACE INVERTER MODEL 2524 MC68332TUT/D Up/74HC244

    XTAL 4MHz

    Abstract: B1603 BB555 PIN14 SL2100 PLL Synthesiser Tuner SL2100B
    Text: SL2100 Single chip synthesised broadband converter Datasheet Features • • • • • • • • Single chip synthesised broadband solution Compatible with both up converter and downconverter requirements in double conversion tuner applications Compatible with digital and analogue system


    Original     		PDF SL2100 XTAL 4MHz B1603 BB555 PIN14 SL2100 PLL Synthesiser Tuner SL2100B

    Untitled

    Abstract: No abstract text available
    Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: SL2100 Single chip synthesised broadband converter Datasheet Features • • • • • • • • Single chip synthesised broadband solution Compatible with both up converter and downconverter requirements in double conversion tuner applications Compatible with digital and analogue system


    Original     		PDF SL2100 DS5365

    rf upconverter 900 mhz to 1400 mhz

    Abstract: zarlink modem B1603 BB555 PIN14 SL2100 up converter RF 2,40 GHz
    Text: SL2100 Single chip synthesised broadband converter Datasheet Features • • • • • • • • Single chip synthesised broadband solution Compatible with both up converter and downconverter requirements in double conversion tuner applications Compatible with digital and analogue system


    Original     		PDF SL2100 rf upconverter 900 mhz to 1400 mhz zarlink modem B1603 BB555 PIN14 SL2100 up converter RF 2,40 GHz

    876 pin bga

    Abstract: logic diagram to setup adder and subtractor S51005-2 EP1S60
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    Stratix 8300

    Abstract: 484-pin BGA 4008 adders EP1S60
    Text: Stratix December 2002, ver. 3.0 Introduction Preliminary Information Features. Data Sheet The StratixTM family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 114,140 logic elements LEs and up to 10 Mbits of RAM. Stratix devices offer up to 28 digital signal


    Original     		PDF 420-MHz Stratix 8300 484-pin BGA 4008 adders EP1S60

    HC1S60F1020

    Abstract: HC1S40 HC1S60F HC1S40F780 HC1S80F1020
    Text: Section II. HardCopy Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy Stratix® structured ASICs. The chapters contain feature definitions of the internal architecture, JTAG boundary-scan testing


    Original     		PDF

    "Stratix IV" Package layout information

    Abstract: EP1S25F780C7 EP1S30F780C7 S-51005
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-1.2 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* "Stratix IV" Package layout information EP1S25F780C7 EP1S30F780C7 S-51005

    B1603

    Abstract: BB555 PIN14 SL2100
    Text: SL2100 Single chip synthesised broadband converter Datasheet Features • • • • • • • • Single chip synthesised broadband solution Compatible with both up converter and downconverter requirements in double conversion tuner applications Compatible with digital and analogue system


    Original     		PDF SL2100 B1603 BB555 PIN14 SL2100

    Untitled

    Abstract: No abstract text available
    Text: MANUFACTURING DRAWING Texas Components Corporation Rev. Description Date 1. PURPOSE. Definition of Texas Components TX1837, a current sensing resistor. 2. SPECIFICATIONS. See Table 1 and Figure 1 TX1837 CURRENT SENSING RESISTOR SPECIFICATIONS Materials Internal connections


    Original     		PDF TX1837, TX1837 0R0100 through100R00 TX1837 FS0151

    Untitled

    Abstract: No abstract text available
    Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power


    Original     		PDF

    HC1S60

    Abstract: SSTL-18 7274ns
    Text: 12. Operating Conditions H51005-3.3 Recommended Operating Conditions Tables 12–1 through 12–3 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.5-V HardCopy Stratix® devices.


    Original     		PDF H51005-3 HC1S60 SSTL-18 7274ns

    TZX 214 transistor

    Abstract: 7480 full adder 1 bit MAX4967 EP1S60 SSTL-18
    Text: 4. DC & Switching Characteristics S51004-3.4 Stratix devices are offered in both commercial and industrial grades. Industrial devices are offered in -6 and -7 speed grades and commercial devices are offered in -5 fastest , -6, -7, and -8 speed grades. This section


    Original     		PDF S51004-3 TZX 214 transistor 7480 full adder 1 bit MAX4967 EP1S60 SSTL-18

    ftdi mdio example

    Abstract: VSC7384 FT2223D Lattice LFXP2 RJ45 usb connector TSM-103-01-S-DV-P-TR MSC8157 fpga rgmii p2020 CPS-10Q
    Text: Freescale Semiconductor Technical Data Document Number: MSC8156AMCBCDDS Rev.0, 01/2010 MSC8156 AMC Base Card Detailed Design Specification 1 1.1 Overview Scope This document provides a detailed design description of the AMC base card describing its architecture, interconnect, and


    Original     		PDF MSC8156AMCBCDDS MSC8156 ftdi mdio example VSC7384 FT2223D Lattice LFXP2 RJ45 usb connector TSM-103-01-S-DV-P-TR MSC8157 fpga rgmii p2020 CPS-10Q

    Untitled

    Abstract: No abstract text available
    Text: 19-0190; Rev 0; 9/93 A I/X IA I 3.3V, Step-Down, Current-Mode PWM DC-DC Converters _Features ♦ Up to 500mA Load Currents Pulse-width-modulation PWM current-mode control pro­ vides precise output regulation and excellent transient responses. Output voltage accuracy is guaranteed to be


    OCR Scan     		PDF 500mA 22jiH MAX748A/MAX763A AX748A MAX763ACPA MAX763ACSA MAX763AC/D MAX763AEPA MAX763AESA MAX763AMJA