Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    UG366 Search Results

    UG366 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    UG366

    Abstract: XC6VLX75T-FF784 aurora GTX XC6VLX240T-FF1759 verilog code of prbs pattern generator XC6VLX130T-FF784 XC6VSX475T-FF XC6VLX240T-FF784 XC6VLX130T FF1156
    Text: Virtex-6 FPGA GTX Transceivers User Guide UG366 v2.2 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG366 UG366 XC6VLX75T-FF784 aurora GTX XC6VLX240T-FF1759 verilog code of prbs pattern generator XC6VLX130T-FF784 XC6VSX475T-FF XC6VLX240T-FF784 XC6VLX130T FF1156 PDF

    UG366

    Abstract: XC6VLX75T-FF784 XC6VLX240T-FF1759 XC6VLX75T BH rx transistor CPRI multi rate GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS h1g1 transistor B1010 XC6VLX130T
    Text: Virtex-6 FPGA GTX Transceivers User Guide UG366 v2.5 January 17, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG366 8B/10B RXDEC8B10BUSE UG366 XC6VLX75T-FF784 XC6VLX240T-FF1759 XC6VLX75T BH rx transistor CPRI multi rate GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS h1g1 transistor B1010 XC6VLX130T PDF

    XC6VLX75T-FF784

    Abstract: ug366 GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS pinout scsi sata 8D-14 CPRI multi rate Ethernet-MAC using vhdl gearbox virtex 6 XC6VSX475T XC6VLX75T-FF484
    Text: Virtex-6 FPGA GTX Transceivers User Guide [optional] UG366 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG366 8B/10B XC6VLX75T-FF784 ug366 GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS pinout scsi sata 8D-14 CPRI multi rate Ethernet-MAC using vhdl gearbox virtex 6 XC6VSX475T XC6VLX75T-FF484 PDF

    UG365

    Abstract: UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 DSP48E1 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA
    Text: → 11 Virtex-6 Family Overview DS150 v2.4 January 19, 2012 Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		DS150 DSP48E1 UG369) UG368) XC6VLX760. UG370) UG373) UG365 UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA PDF

    DSP48E1

    Abstract: FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150
    Text: 11 Virtex-6 Family Overview DS150 v2.1 November 6, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		DS150 UG364) UG366) XC6VLX760. UG371) XC6VHX250T XC6VHX380T FF1154 DSP48E1 UG369) FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150 PDF

    UG366

    Abstract: LX760
    Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.5 May 17, 2013 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA


    Original     		DS152 UG366 LX760 PDF

    XC6VLX240T-1FFG1156

    Abstract: XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6
    Text: → 11 Virtex-6 Family Overview DS150 v2.2 January 28, 2010 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		DS150 XC6VLX760. UG373) UG363) UG364) XC6VLX240T-1FFG1156 XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6 PDF

    sgmii specification ieee

    Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original     		1000BASE-X DS264 ENG-46158) sgmii specification ieee ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e PDF

    Xilinx Spartan6 Design Kit

    Abstract: vhdl code for spartan 6 AMBA AXI specifications Xilinx Virtex6 Design Kit AMBA AXI verilog code spdif input processor FIFO axi wrapper virtex5 vhdl code for dvi controller vhdl code for spartan 6 audio VESA Video Electronics Standards Association Local Bus
    Text: LogiCORE IP DisplayPort v3.1 DS802 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP DisplayPort™ interconnect protocol is designed for transmission and reception of serial-digital video for consumer and professional


    Original     		DS802 Xilinx Spartan6 Design Kit vhdl code for spartan 6 AMBA AXI specifications Xilinx Virtex6 Design Kit AMBA AXI verilog code spdif input processor FIFO axi wrapper virtex5 vhdl code for dvi controller vhdl code for spartan 6 audio VESA Video Electronics Standards Association Local Bus PDF

    virtex-6 ML605 user guide

    Abstract: UG353 vhdl code 8 bit LFSR ML605 UCF FILE virtex 5 fpga utilization simple 32 bit LFSR using verilog 65Gbps SP006 virtex-5 ML605 user guide aurora GTX
    Text: LogiCORE IP Aurora 8B/10B v5.3 DS637 January 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Aurora 8B/10B core implements the Aurora 8B/10B protocol using the high-speed serial transceivers on the Virtex -5 LXT, SXT, FXT, and TXT


    Original     		8B/10B DS637 virtex-6 ML605 user guide UG353 vhdl code 8 bit LFSR ML605 UCF FILE virtex 5 fpga utilization simple 32 bit LFSR using verilog 65Gbps SP006 virtex-5 ML605 user guide aurora GTX PDF

    Untitled

    Abstract: No abstract text available
    Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.6 March 18, 2014 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA


    Original     		DS152 PDF

    XQ6VLX240T

    Abstract: XQ6VLX550T LX760
    Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.3 December 8, 2011 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA


    Original     		DS152 XQ6VLX240T XQ6VLX550T LX760 PDF

    Untitled

    Abstract: No abstract text available
    Text: 49 Virtex-6 CXT Family Data Sheet DS153 v1.0 July 8, 2009 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1


    Original     		DS153 DSP48E1 PDF

    XC6VLX240T-1FFG1156

    Abstract: XC6VLX760 XC6VLX240T-1FFG DSP48E1 Virtex Analog to Digital Converter XC6VLX240T-1FFG1156C DS150 SRL16 XC6VLX130T XC6VLX195T
    Text: → 11 Virtex-6 Family Overview DS150 v2.3 March 24, 2011 Preliminary Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		DS150 XC6VLX760. UG373) UG363) UG364) XC6VLX240T-1FFG1156 XC6VLX760 XC6VLX240T-1FFG DSP48E1 Virtex Analog to Digital Converter XC6VLX240T-1FFG1156C DS150 SRL16 XC6VLX130T XC6VLX195T PDF

    traffic light controller vhdl coding

    Abstract: ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 DS264 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original     		1000BASE-X DS264 ENG-46158) traffic light controller vhdl coding ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control PDF

    XC6LX240T-FF1156

    Abstract: virtex GTH AMBA AXI kintex 7 AMBA file write AXI verilog code aurora GTX virtex-7 XC6LX240T AMBA AXI4 verilog code 64B66B
    Text: LogiCORE IP Aurora 64B/66B v7.1 DS815 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Aurora 64B/66B core supports the AMBA protocol AXI4-Stream user interface. It implements the Aurora 64B/66B protocol using the


    Original     		64B/66B DS815 XC6LX240T-FF1156 virtex GTH AMBA AXI kintex 7 AMBA file write AXI verilog code aurora GTX virtex-7 XC6LX240T AMBA AXI4 verilog code 64B66B PDF

    netlogic tcam

    Abstract: TCAM netlogic
    Text: ML631 Virtex-6 HXT FPGA Packet Processor/Traffic Manager Evaluation Board User Guide UG841 v1.0 March 9, 2012 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum


    Original     		ML631 UG841 Si570 com/support/documentation/ml631 netlogic tcam TCAM netlogic PDF

    virtex-7

    Abstract: Aurora LX240T virtex7 vhdl coding for error correction and detection xilinx virtex-7 Spartan-6 LXT LX240T-FF1156 kintex 7
    Text: LogiCORE IP Aurora 8B/10B v8.1 DS797 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Aurora 8B/10B core supports the AMBA protocol AXI4-Stream user interface. The core implements the Aurora 8B/10B protocol using the


    Original     		8B/10B DS797 virtex-7 Aurora LX240T virtex7 vhdl coding for error correction and detection xilinx virtex-7 Spartan-6 LXT LX240T-FF1156 kintex 7 PDF

    XC6VLX240T

    Abstract: XC6VLX130T UG-361 XC6VLX550T UG361 UG365 XC6VLX195T XC6VLX75T XC6VLX760 XC6VSX475T
    Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.0 February 25, 2011 Preliminary Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6


    Original     		DS152 XC6VLX240T XC6VLX130T UG-361 XC6VLX550T UG361 UG365 XC6VLX195T XC6VLX75T XC6VLX760 XC6VSX475T PDF

    RGMII constraints

    Abstract: TEMAC free source code for cdma transceiver using vhdl 7206 cisco power requirement 7206 cisco GMII VLAN Tag RGMII RGMII phy DS537 LocalLink
    Text: XPS LL TEMAC v2.03a DS537 December 2, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the XPS_LL_TEMAC soft Ethernet core. This core provides a control interface to internal registers via a 32-bit Processor Local Bus (PLB) Version 4.6 as described in the


    Original     		DS537 32-bit 128-Bit RGMII constraints TEMAC free source code for cdma transceiver using vhdl 7206 cisco power requirement 7206 cisco GMII VLAN Tag RGMII RGMII phy LocalLink PDF

    ISERDES

    Abstract: XC6VLX130TFF1156 UG361 DSP48E1 SSTL15 XC6VLX130T XC6VLX760 iodelay vhdl code XC6VLX130T-FF1156
    Text: Virtex-6 FPGA SelectIO Resources User Guide UG361 v1.2 January 18, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG361 ISERDES XC6VLX130TFF1156 UG361 DSP48E1 SSTL15 XC6VLX130T XC6VLX760 iodelay vhdl code XC6VLX130T-FF1156 PDF

    XC6VLX240T

    Abstract: XAPP882 verilog code of prbs pattern generator verilog code for 64 bit barrel shifter verilog code for 16 bit barrel shifter SFI-5 XC6V 4 bit barrel shifter using mux verilog code for barrel shifter DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER
    Text: Application Note: Virtex-6 Family SERDES Framer Interface Level 5 for Virtex-6 Devices Author: Vasu Devunuri XAPP882 v1.1 May 10, 2010 Summary This application note describes the implementation of SERDES Framer Interface Level 5 (SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical


    Original     		XAPP882 XC6VLX240T XAPP882 verilog code of prbs pattern generator verilog code for 64 bit barrel shifter verilog code for 16 bit barrel shifter SFI-5 XC6V 4 bit barrel shifter using mux verilog code for barrel shifter DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER PDF

    FFG1156

    Abstract: HSLVDCI15 XC6VCX130 MGTRXP0 VIRTEX-6 UG362 UG-361 UG365 UG366 DSP48E1 SRL16
    Text: 48 Virtex-6 CXT Family Data Sheet DS153 v1.1 February 5, 2010 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1


    Original     		DS153 DSP48E1 FFG1156 HSLVDCI15 XC6VCX130 MGTRXP0 VIRTEX-6 UG362 UG-361 UG365 UG366 DSP48E1 SRL16 PDF

    js28f256p

    Abstract: s162d RGMII phy Xilinx MT4JSF6464HY-1G1
    Text: ML605 Hardware User Guide UG534 v1.8 October 2, 2012 Copyright 2009–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.


    Original     		ML605 UG534 2002/96/EC 2002/95/EC 2006/95/EC, 2004/108/EC, js28f256p s162d RGMII phy Xilinx MT4JSF6464HY-1G1 PDF