MC68376
Abstract: No abstract text available
Text: MOTOROLA Order this document by MC68336/376PP/D SEMICONDUCTOR TECHNICAL DATA MC68336/376 Product Preview 32-Bit Modular Microcontroller Features • Central Processing Unit CPU32 — 32-bit architecture — Virtual memory implementation — Table look-up and interpolate instruction
|
Original
|
MC68336/376PP/D
MC68336/376
32-Bit
CPU32)
MC68376
|
PDF
|
IBM processor
Abstract: 65Z5 IBM2520L8767 93-620R2 CRM 1191A 93-727 BC 247 RISCwatch BIOS chip 0d19
Text: â IBM Processor for ATM Resources Revision 2.1 Databook â Copyright and Disclaimer Copyright International Business Machines Corporation 1999 All Rights Reserved Printed in the United States of America August 1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
/apbaddr17
/apbaddr16
IBM2520L8767
chapt07
IBM processor
65Z5
IBM2520L8767
93-620R2
CRM 1191A
93-727
BC 247
RISCwatch
BIOS chip 0d19
|
PDF
|
CRM 1191A
Abstract: of RAS 0510 relay ras 0610 relay PIN CONFIGURATION relay RAS 0510 RISCwatch
Text: ATM Resource Manager Revision 2.1 Databook International Business Machines Corp.1992-1998 Copyright and Disclaimer Printed in the United States of America All rights reserved IBM and the IBM logo are registered trademarks of the IBM Corporation.
|
Original
|
chapt07
IBM2520L8767
CRM 1191A
of RAS 0510 relay
ras 0610 relay PIN CONFIGURATION
relay RAS 0510
RISCwatch
|
PDF
|
MC88110
Abstract: motorola 88000 MC88100 MC88410 MC88110RC MC88200 M88000 mc88204rc 88000 stream register cache coherency
Text: The M88000 RISC Family In Brief . . . Page Architecture, Performance, and Software Compatibility . . . . . . . . . . . . . . . . . . . . . . 2.3–2 Microprocessors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3–2 Cache/Memory Management Units . . . . . . . . . . . . . . . 2.3–3
|
Original
|
M88000
MC88204
MC88110
motorola 88000
MC88100
MC88410
MC88110RC
MC88200
mc88204rc
88000
stream register cache coherency
|
PDF
|
digital cross connect
Abstract: 7486 motorola single stage grooming pll 4046
Text: Viti-48 SONET/SDH Tributary Digital Cross Connect Features • A single stage, non-blocking time switch for cross-connecting virtual tributaries VTs or tributary units (TUs) with an aggregate bandwidth of 2488 Mbps • Provides for cross-connection across sixteen
|
Original
|
Viti-48
STS-12/STM-4
x-200
digital cross connect
7486 motorola
single stage grooming
pll 4046
|
PDF
|
date code marking intel strataflash 128
Abstract: IXDP425 CP15 IXC1100 IXP425 IXP42X traffic light controller microprocessor 0xC4000000
Text: Intel IXP42X Product Line and IXC1100 Control Plane Processor: Memory Management Unit and Cache Operation Application Note July 2004 Order Number: 252676-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS
|
Original
|
IXP42X
IXC1100
date code marking intel strataflash 128
IXDP425
CP15
IXP425
traffic light controller microprocessor
0xC4000000
|
PDF
|
x0606
Abstract: IBM processor X219 MCI 7801 162024 10E431 SOH-A2 312402
Text: IBM Processor for Network Resources Version 2.6 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America March 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
RS-232,
x0606
IBM processor
X219
MCI 7801
162024
10E431
SOH-A2
312402
|
PDF
|
IBM processor
Abstract: ibm technical IBM3206K0424 RISCwatch SCR Handbook, rca
Text: â IBM Processor for Network Resources Revision 2.5 Databook Preliminary â Copyright and Disclaimer Copyright International Business Machines Corporation 1999 All Rights Reserved Printed in the United States of America August 1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
PBADDR16
PBADDR17
chapt07
PBADDR16
PBADDR17
IBM3206K0424
IBM3206K0424
IBM processor
ibm technical
RISCwatch
SCR Handbook, rca
|
PDF
|
IBM processor
Abstract: RISCwatch IBM powerpc 405 walnut
Text: IBM Processor for Network Resources Revision 2.5 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America August 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
PBADDR16
PBADDR17
pnr25
chapt07
IBM3206K0424
IBM processor
RISCwatch
IBM powerpc 405 walnut
|
PDF
|
IBM powerpc 405 walnut
Abstract: RX TSOP 1738 SCR BRX 49 PIN IBM processor IBM3206K0424 65z5 RISCwatch BIOS Flash ROM Chip
Text: IBM Processor for Network Resources Revision 2.5 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America August 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
pnr25
chapt07
PBADDR16
PBADDR17
IBM3206K0424
IBM powerpc 405 walnut
RX TSOP 1738
SCR BRX 49 PIN
IBM processor
IBM3206K0424
65z5
RISCwatch
BIOS Flash ROM Chip
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM Processor for Network Resources Version 2.61 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America May 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
IBM32NPCXXEPABBD66
|
PDF
|
IBM32NPCXX1EPABBE66
Abstract: IBM processor of relay RAS 0510 DC RISCwatch
Text: IBM Processor for Network Resources Version 2.61 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America July 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
IBM32NPCXX1EPABBD66
IBM32NPCXX1EPABBE66.
pnr261appnotes
IBM32NPCXX1EPABBE66
IBM processor
of relay RAS 0510 DC
RISCwatch
|
PDF
|
RISCwatch
Abstract: ppc jtag
Text: IBM Power Network Processor, Resource Manager NPr2.7 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America July 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
|
PDF
|
nrm 3811 as
Abstract: IBM processor RISCwatch X3401 X0203
Text: IBM Processor for Network Resources Version 2.61 Databook Preliminary Copyright and Disclaimer Copyright International Business Machines Corporation 1999, 2000 All Rights Reserved Printed in the United States of America July 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries,
|
Original
|
IBM32NPCXX1EPABBD66
nrm 3811 as
IBM processor
RISCwatch
X3401
X0203
|
PDF
|
|
|
ZE003
Abstract: ZE004 Z8003 Z8000 Virtual Memory Processing Unit sda 2084 z8001 Z8004 z8010 AD0-AD15
Text: Z 8003/4 Z8000 VMPU Virtual Memory Processing Unit 17: « Product Specification A pril 1985 • Regular, easy-to-use architecture. ■ Separate System and Normal operating modes. ■ Instruction set more powerful than many minicomputers. ■ Sophisticated interrupt structure.
|
OCR Scan
|
Z8003/4
Z8000Â
32-bit
Z8001
48-pin
Z8003B
Z8003BCE
ZE003
ZE004
Z8003
Z8000
Virtual Memory Processing Unit
sda 2084
Z8004
z8010
AD0-AD15
|
PDF
|
TDA 1111 sp
Abstract: No abstract text available
Text: Z8003/4 Z8000 VMPU Virtual Memory Processing Unit ;« ¿• llO CJ Product Specification 17 April 1985 ■ Regular, easy-to-use architecture. ■ Separate System and Normal operating modes. ■ Instruction set more powerful than many minicomputers. ■ Sophisticated interrupt structure.
|
OCR Scan
|
Z8003/4
Z8000Â
32-bit
capabil03
8003B
Z8004B
40-pin
8004B
TDA 1111 sp
|
PDF
|
CL1226
Abstract: Fujitsu SPARC
Text: F U JIT SU SPARC Memory Management Unit MB86920 FEATURES: • Compatible with the SPARC Reference MMU • Page level protections • 32-bit virtual address, 36-bit physical address • Selective flu shing and probing • Fixed 4K-byte page size • Hardware miss-processing
|
OCR Scan
|
MB86920
32-bit
36-bit
64-entry
MB86920)
MB86920
179-LEAD
PGA-179P-M01)
71TYP
CL1226
Fujitsu SPARC
|
PDF
|
Z8003ACE
Abstract: Z8003 tda 2084
Text: ZILOG INC 75 DEB T O M D 4 3 DDOSSSt. 2 I T ~ W 7 W k Z 8003/4 Z8000 VMPU Virtual Memory Processing Unit Zilog Product Specification A p r il 1985 • Regular, easy-to-use architecture. Separate System and Normal operating modes. ■ Instruction set more powerful than many minicomputers.
|
OCR Scan
|
Z8000®
32-bit
Z8001/2
Z8003/4
40-pin
Z8004A
Z8004ACE
Z8004B
Z8003ACE
Z8003
tda 2084
|
PDF
|
R2000
Abstract: R3000 R3000A TX39 0000-0x7EFF dalc mark
Text: Architecture Î^ B /lc m T O S H IB A Chapter 5 Memory Management Unit TX39/H2 Processor Core has two virtual address mapping mode, direct segment mapping and TLB address mapping See product manual for setting . 5.1 TX39 P rocessor Core O perating Modes The TX39/H2 Processor Core has two operating modes, user mode and kernel mode.
|
OCR Scan
|
TX39/H2
0x8000
0x0000
R2000
R3000
R3000A
TX39
0000-0x7EFF
dalc mark
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C h a p te r 6 CPU Exception Processing Notes Introduction This chapter describes the CPU exception processing, discusses the format and use of each CPU exception register and concludes with a description of each exception's cause as well as CPU service procedures. For information about Floating-Point Unit exceptions, refer to Chapter 7.
|
OCR Scan
|
|
PDF
|
M68000
Abstract: MC68020 MC68030 MC68881 MC68882 MC68020 programming
Text: SECTION 1 INTRODUCTION The MC68030 is a second-generation full 32-bit enhanced microprocessor from Motorola. The MC68030 is a member of the M68000 Family of devices that combines a central processing unit CPU core, a data cache, an instruction cache, an enhanced bus controller,
|
OCR Scan
|
MC68030
32-bit
M68000
MC68020
MC68881
MC68882
MC68020 programming
|
PDF
|
ns16550
Abstract: No abstract text available
Text: ¿¿PD30111 NEC 2. INTERNAL BLOCKS For the internal block configuration, see the figure in Page 6. 2.1 V r4110CPU Core 1 CPU The CPU processes integer instructions and consists of 64-bit register files, a 64-bit integer data bus, and a sum -of-products operation unit.
|
OCR Scan
|
uPD30111
r4110CPU
64-bit
16-Kbyte
NS16550
RS-232C
48-MHz
|
PDF
|
Cy7C601
Abstract: CY7C605 c5wg
Text: 4t.E D CYPRESS SEMICONDUCTOR El H S Ö i L b a 0 0 0 7 4 0 4 S S3 CYP CY7C605A -_-ra ¿rar y — zr^r CYPRESS SEMICONDUCTOR Features Cache Controller and Memory Management Unit Fully conforms to the SPARC refer ence M emory M anagement Unit M M U architecture
|
OCR Scan
|
CY7C605A
CY7C605A
CY7C604A,
CY7C604A.
CY7C605
Cy7C601
c5wg
|
PDF
|
Tlb8
Abstract: mips r2000a R2000A R2000 mips Siemens R2000 Q67120-C552 R3000 SAB-R2000A SAB-R2000 SAB-R2000A-16-A
Text: SIEMENS High Performance 32-Bit RISC Microprocessor SAB-R2000A Including on-chip memory management and cache control with support for up to three external coprocessors including the SAB-R2010A floating point accelerator. Advance Information • On-chip memory management unit
|
OCR Scan
|
SAB-R2000A
32-Bit
SAB-R2010A
32-bits
16MHz
Tlb8
mips r2000a
R2000A
R2000 mips
Siemens R2000
Q67120-C552
R3000
SAB-R2000A
SAB-R2000
SAB-R2000A-16-A
|
PDF
|
