Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    WITH18 Search Results

    SF Impression Pixel

    WITH18 Price and Stock

    Littelfuse Inc 0SPL0001T

    Fuse Holder Accessories SAFETY COVER PULLER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TTI 0SPL0001T Bulk 100 10
    • 1 -
    • 10 $5.74
    • 100 $3.89
    • 1000 $2.92
    • 10000 $2.92
    		Buy Now

    Littelfuse Inc SPL0001PCBT

    Fuse Holder Accessories COVER PULLER PCB MIDGET/CC 30A 1 POLE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TTI SPL0001PCBT Bulk 10
    • 1 -
    • 10 $9.19
    • 100 $7.23
    • 1000 $5.52
    • 10000 $5.52
    		Buy Now

    WITH18 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    lfxp2-40e

    Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
    Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1004 TN1144 TN1220. TN1143 lfxp2-40e LVCMOS25 LD48 LFXP2-17E-5FTN256C ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1021 DS1021 8b10b, 10-bit other3-17EA, 328-ball LatticeECP3-17EA,

    LFE3-17EA

    Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
    Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1021 DS1021 8b10b, 10-bit LatticeECP3-17EA 256-ball LatticeECP-35EA 256ball LFE3-17EA LFE3-35EA-6FN484C ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C

    ML8011-LC-US28

    Abstract: ML-8005 ML8011-LCR-US28 lansrlu1 fingerprint scanner circuit PRO22R2 PRO22ENC1 PRO22E1EN PRO22BAT1 N-485-PCI-2
    Text: Honeywell Access Systems Honeywell Security Honeywell Access Systems Let’s Talk Solutions Intro Tabs.indd 3 8/13/08 3:39:49 PM HONEYWELL ACCESS SYSTEMS CONTENTS SOFTWARE & SYSTEMS STANDALONE SYSTEMS WIN-PAK SE .235


    Original     		PDF N-485 NC2441-TN NCP2441-TN RS485 Systems-329-376 ind376 ML8011-LC-US28 ML-8005 ML8011-LCR-US28 lansrlu1 fingerprint scanner circuit PRO22R2 PRO22ENC1 PRO22E1EN PRO22BAT1 N-485-PCI-2

    Untitled

    Abstract: No abstract text available
    Text: LatticeXP2 Family Data Sheet DS1009 Version 2.1, August 2014 LatticeXP2 Family Data Sheet Introduction February 2012 Data Sheet DS1009  Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		PDF DS1009 DS1009 HSTL15 HSTL18

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP5 Family Handbook HB1012 Version 01.0, March 2014 Table of Contents LatticeECP5 Family Handbook Section I. LatticeECP5 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1012 HB1012

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1021 DS1021 8b10b, 10-bit

    Lattice Semiconductor Package Diagrams 256-Ball fpBGA

    Abstract: 16-bit adder
    Text: LatticeECP2/M Family Data Sheet DS1007 Version 02.1, September 2006 LatticeECP2/M Family Data Sheet Introduction September 2006 Advance Data Sheet DS1007 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1007 DS1007 200MHz) ECP2-12. Lattice Semiconductor Package Diagrams 256-Ball fpBGA 16-bit adder

    ISA CODE VHDL

    Abstract: 16x4 ram VERILOG IPUG35
    Text: LatticeXP2 Family Handbook HB1004 Version 02.3, January 2009 LatticeXP2 Family Handbook Table of Contents January 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1004 TN1130 TN1141 TN1143, ISA CODE VHDL 16x4 ram VERILOG IPUG35

    prbs pattern generator using vhdl

    Abstract: BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1003 TN1113 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 TN1109 TN1124 prbs pattern generator using vhdl BUT16

    lfe2

    Abstract: PL25B
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.6, April 2007 LatticeECP2/M Family Data Sheet Introduction April 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 256fpBGA 484-fpBGA ECP2M35E. 266MHz. 1152-fpBGA ECP2M70 lfe2 PL25B

    cmos circuit simulink example

    Abstract: B11G8 TN1126
    Text: LatticeXP2 Family Data Sheet DS1009 Version 01.1, May 2007 LatticeXP2 Family Data Sheet Introduction May 2007 Advance Data Sheet DS1009 Features – – – – • flexiFLASH™ Architecture • • • • • • Instant-on Infinitely reconfigurable


    Original     		PDF DS1009 DS1009 HSTL15 HSTL18 cmos circuit simulink example B11G8 TN1126

    8 bit alu in vhdl mini project report

    Abstract: DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C HB1009 LFE3-70EA-6FN672C DDR3 layout LFE395
    Text: LatticeECP3 Family Handbook HB1009 Version 04.1, January 2012 LatticeECP3 Family Handbook Table of Contents January 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1176 TN1179 TN1189 TN1180 TN1178 8 bit alu in vhdl mini project report DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C LFE3-70EA-6FN672C DDR3 layout LFE395

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Handbook HB1003 Version 02.2, February 2007 LatticeECP2/M Family Handbook Table of Contents February 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1003 TN1106 TN1103 TN1149.

    Untitled

    Abstract: No abstract text available
    Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.3, January 2012 LA-LatticeXP2 Family Data Sheet Introduction January 2012 Data Sheet DS1024 Features  Flexible I/O Buffer • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		PDF DS1024 DS1024 HSTL15 HSTL18 AEC-Q100

    Untitled

    Abstract: No abstract text available
    Text: 1000 BASE –T QUAD PORT MAGNETICS MODULES P/N: GP5609S-2 LF DATA SHEET Feature l BOTHHAND USA Designed for long haul gigabit Ethernet 1000 BASE-T, full duplex applications. Supports 16 pairs of category 5 UTP cable. Cable interface for isolation and low common mode


    Original     		PDF GP5609S-2 700mA 100KHz/0 with18mA 60MHz 100MHz 30MHz

    LAXP2-5E-5TN144E

    Abstract: DS1024 TN1137 AEC-Q100 turbo encoder simulink QNEG01
    Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.1, August 2008 LA-LatticeXP2 Family Data Sheet Introduction June 2008 Data Sheet DS1024 • Flexible I/O Buffer Features • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original     		PDF DS1024 DS1024 HSTL15 HSTL18 AEC-Q100 LAXP2-5E-5TN144E TN1137 turbo encoder simulink QNEG01

    ECP3EA

    Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1021 DS1021 8b10b, 10-bit LatticeECP3-17EA, 328-ball ECP3EA LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C

    LFXP2-5E-5QN208C

    Abstract: ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35
    Text: LatticeXP2 Family Handbook HB1004 Version 02.4, May 2009 LatticeXP2 Family Handbook Table of Contents May 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1004 TN1130 TN1136 TN1137 TN1138 TN1141 LFXP2-5E-5QN208C ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35

    ic MIP 411

    Abstract: usb 8052 D2316 ADSP-2192 EP10 EP11 TY 8004 header samtec chn45 transistor chn 144
    Text: a DSP Microcomputer ADSP-2192 Preliminary Technical Data ADSP-2192 DUAL-CORE DSP FEATURES 320 MIP Dual ADSP-219x DSP in a 144-lead LQFP package with PCI, USB, Sub-ISA, and CardBus Interfaces 3.3V/5V PCI 2.2 Compliant 33MHz / 32-bit Interface with Bus Mastering over four DMA Channels with


    Original     		PDF ADSP-2192 ADSP-2192 ADSP-219x 144-lead 33MHz 32-bit 16-bit 24-bit ic MIP 411 usb 8052 D2316 EP10 EP11 TY 8004 header samtec chn45 transistor chn 144

    Untitled

    Abstract: No abstract text available
    Text: SE C E U DA L R a T R A tt EN S ic e T HE EC IN E P FO T 3 F R O EA M R A TI O N LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality


    Original     		PDF DS1021 DS1021 LFE3-150EA LatticeECP3-70EA LatticeECP395EA LatticeECP3-95EA

    EHHD020

    Abstract: CC109161477 feature v fets bergquist ge din IEC Teil 2-20
    Text: GE Data Sheet EHHD020A0FHammerhead Series; DC-DC Converter Power Modules 18-75Vdc Input; 3.3Vdc, 20.0A, 66W Output Features RoHS Compliant Applications • Compliant to RoHS II EU “Directive 2011/65/EU -Z versions • Compliant to REACH Directive (EC) No 1907/2006


    Original     		PDF 18-75Vdc EHHD020A0FHammerheadTM 2011/65/EU EHHD020A0F CC109161477 CC109171427 CC109161964 CC109171435 CC109161972 EHHD020 feature v fets bergquist ge din IEC Teil 2-20

    Untitled

    Abstract: No abstract text available
    Text: 1000 BASE –T QUAD PORT MAGNETICS MODULES P/N: GP5609RS LF DATA SHEET Page :1/2 Feature z Designed for long haul gigabit Ethernet 1000 BASE-T, full duplex applications. Supports 16 pairs of category 5 UTP cable. Cable interface for isolation and low common mode


    Original     		PDF GP5609RS 700mA 100KHz/0 with18mA 60MHz 100MHz 30MHz 1-100MHz

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP3 Family Handbook HB1009 Version 04.9, August 2012 LatticeECP3 Family Handbook Table of Contents August 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1009 TN1177 TN1176 TN1178 TN1180 TN1169