DSAUTAZ002581.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY Delta39KTM ISRTM CPLD Family CPLDs at FPGA DensitiesTM Features ·High density -- 15K to 350K usable gates -- 256 to 5376 macrocells -- 92 to 520 maximum I/O pins -- 12 Dedicated In
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAUTAZ002581.pdf preview

Download Datasheet