This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Using PLLs in Cyclone Devices
September 2002, ver. 1.0 Application Note 251
Introduction
CycloneTM FPGAs offer phase locked loops (PLLs) and a global clock network for clock management solution