This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
F e a tu re s
Utilizes the AVR Enhanced RISC Architecture
121 Powerful Instructions - Most Single Clock Cycle Execution
128K bytes of In-System Reprogrammable Flash ATmega103/L
64K bytes of In-Sys
