DSA00123464.pdf
- Fairchild Semiconductor
- DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs sition time of the negative going edge of the clock pulse. Data on the J and K inpu
- Original
-
Price & Stock Powered by
Findchips
