DSAIH00011755.pdf by Alliance Semiconductor
- February 2001 Advance Information AS4LC4M4E0 AS4LC4M4E1 ® 4Mx4 CMOS DRAM (EDO) Family Features ⢠Refresh - 4096 refresh cycles, 64 ms refresh interval for AS4LC4M4E0 - 2048 refresh cyc
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
