DSA00240756.pdf by Digital Core Design

Partial File Text DFPMU-DP Floating Point Coprocessor Double Precision ver 3.03 OVERVIEW DFPMU-DP is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematic computations.
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00240756.pdf preview

Download Datasheet

User Tagged Keywords

8051 16bit addition, subtraction CORDIC altera CORDIC sine cosine float altera design and implementation of 32 bit floating point DP8051 IEEE 754 verilog code for cordic verilog code for double precision floating point multiplication verilog code for floating point division verilog code for floating point multiplication verilog code for single precision floating point addition verilog code for single precision floating point multiplication vhdl code for 8 bit floating point processor vhdl code for cordic vhdl code for cordic cosine and sine vhdl code for cordic multiplication vhdl cordic

Price & Stock Powered by