This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
EPM7160 EPLD
Features
1
H igh-density, erasable CM OS EPLD based on second-generation Multiple Array M atrix (MAX) architecture 3,200 usable gates Com binatorial speeds with tPD = 12 ns Clock