This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Ultra-low On-Resistance LDMOS Implementation in 0.13m CD and BiCD
Process Technologies for Analog Power IC's
Koji Shirai, Koji Yonemura, Kiminori Watanabe, Koji Kimura
System LSI Division, Toshiba