This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Introduction
This document outlines Atmel's process for conversion
from FPGA/CPLD to ULC.
Figure 1. ULC Conversion Flow Process
FPGA/CPLD Netlist
Retarget
ULC Conversion
Process
Design
