This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
19-2575; Rev 0; 10/02
One-to-Four LVCMOS-to-LVPECL
Output Clock and Data Driver
Applications
Precision Clock Distribution
Features
o 1.7psRMS Added Random Jitter
o 150ps (max) Part-to-Par
