DSAUPLD00003710.pdf
by Not Available
- 5 4 3 2 1 01 02 03 04 05 06 07 D Block Diagram System Setting POWER SEQUENCE CPU-Penryn(HOST) CPU-Penryn(PWR) * Cantiga(HOST) Cantiga(DMI & CFG) Cantiga(GRAPHIC) Cantiga(DDR2) Canti
- Original
- Yes
- No
- Obsolete