DSAHI000126618.pdf by Spectra Linear

Partial File Text CY2SSTV855 Differential Clock Buffer/Driver Features · Phase-locked loop (PLL) clock distribution for Double Data Rate Synchronous DRAM applications · 1:5 differential outputs · External feedback p
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAHI000126618.pdf preview Download Datasheet