DSA00923357.pdf by Xilinx
- 0 R XC95144 In-System Programmable CPLD 0 5 DS067 (v5.0) June 18, 2003 Product Specification Features · · · · · 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz 144 macroce
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
