DSAZSAA00027905.pdf
-
Cypress Semiconductor
-
CY7C1148KV18/CY7C1150KV18
18-Mbit DDR II+ SRAM Two-Word
Burst Architecture (2.0 Cycle Read Latency)
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
Features
Config
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com