Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ScansU9X11380.pdf by Not Available

    • EPM7160 EPLD Features Preliminary Information □ □ □ □ □ High-density, erasable CMOS EPLD based on second-generation Multiple Array Matrix (MAX) architecture - 3,200 usable gates Combinatoria
    • Scan
    • Unknown
    • Unknown
    • Unknown

    ScansU9X11380.pdf preview

    User Tagged Keywords

    EPM7160 J-Lead, QFP
    Price & Stock Powered by
    Supplyframe Tracking Pixel