![]()
DSA00102619.pdf
by Xilinx
-
0
XC95144 In-System
Programmable CPLD
November 21, 1997 (Version 3.0)
0
3*
Features
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
7.5 ns pin-to-pin logic delays on all pins
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by
