DSA2IH00158014.pdf
by Not Available
- I ^pM TR O N Features I 2 K-bits of 15nsec SRAM Cache Memory I On-Chip Cache Hit/Miss Comparator I Refresh Counter with Dedicated Path to DRAM Array I Write Posting Register with Path to DRAM and S
- Scan
- Yes
- Unknown
- Active