DSA0066432.pdf
by Cypress Semiconductor
-
CY7C11461KV18, CY7C11571KV18
CY7C11481KV18, CY7C11501KV18
18-Mbit DDR II+ SRAM 2-Word Burst
Architecture (2.0 Cycle Read Latency)
Features
Functional Description
18-Mbit Density (2M x
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by