DSAE0056968.pdf by Cypress Semiconductor
- HOTLink Jitter Characteristics Figure 29. HOTLink Receiver PLL Block Diagram HOTLink Receiver Jitter The PLL used to synchronize an internal clock to a received bit stream (i.e., in the HOTL
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
