This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
COS/MOS V
INTEGRATED 4.50? P> HCÃ/HffMM
CIRCUIT
DUAL 4-BIT LATCH
⢠TWO INDIPENDENT 4-BIT LATCHES
⢠INDIVIDUAL MASTER RESET FOR EACH 4-BIT-LATCH
⢠3-STATE OUTPUTS WITH HIGH-IMPEDANCE ST