74HCT112D,653 datasheet by NXP Semiconductors

Description dual JK flip-flop with set and reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Set and Reset; Negative-Edge Trigger; TTL Enabled ; F<sub>max</sub>: 70 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 19 ns; Voltage: 4.5-5.5V; Package: SOT109-1 (SO16); Container: Reel Pack, SMD, 13", CECC
Datasheet Type Original
RoHS Yes
Pb Free Unknown
Lifecycle Transferred
Price & Stock
Powered by Findchips

Equivalent Parts !
Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.

74HCT112DB,118 74HCT112D,652 933714970653 933714970652

74HCT112D,653 datasheet preview Download Datasheet