74LVT16500ADL,512 datasheet
by NXP Semiconductors
- 3.3 V 18-bit universal bus transceiver; 3-state - Description: 3.3V 18-Bit Universal Bus Transceiver; Negative Edge Trigger Clock with Bus Hold (3-State) ; F<sub>max</sub>: 350 MHz; Logic switching levels: TTL ; Number of pins: 56 ; Output drive capability: -32/+64 mA ; Propagation delay: 1.9@3.3V ns; Voltage: 2.7-3.6 V; Package: SOT371-1 (SSOP56); Container: Tube Dry Pack
- Original
- Yes
- Unknown
- Transferred
-
Powered by
Findchips
