DSASW00325870.pdf by PhaseLink

Partial File Text Low Skew Output Buffer FEATURES PIN CONFIGURATION Frequency Range: - 15 to 170MHz @ 3.3V - 15 to 145MHz @ 2.5V Internal Phase Locked Loop Allows Spread Spectrum Modulation on Reference Cl
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSASW00325870.pdf preview

Download Datasheet

User Tagged Keywords

PL102-10SC-R PL102-10TC-R