This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
1.1
Features
ยท Central processing unit with an internal 32-bit RISC (Reduced Instruction Set Computer)
architecture
Instruction length: 16-bit fixed length for improved code efficiency
Load