DSA00195812.pdf
by TOKO
-
Passive Delay Lines
RST Type
DESIGN LIMITS
Impedance ()
500
300
200
100
50
2 3 45 102 2 3 4 5
Delay Time (ns.)
10
FEATURES
Surface-mounting.
Low-profile design(under 4mm
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by