DSAZIHA2X000144522.pdf
-
Kionix
-
KX_S5 Evaluation Board
Layout and Pin Description
J1 Connector Pin Description
pin 1
VDD
pin 2
nCS
pin 3
MOT_ENABLE
pin 4
ENABLE
pin 5
SCLK/SCL
pin 6
DNC
pin 7
SDO/SDA
pin 8
GND
p
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com