DSA00167974.pdf
by Cypress Semiconductor
-
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Features
CY7C12411KV18, CY7C12561KV18 CY7C12431KV18, CY7C12451KV18 ®
Functional Description
The CY7C12411KV18, CY7C125
-
Original
-
Unknown
-
Unknown
-
Unknown
-